

2013 IEEE/ACM International Conference on Computer-Aided Design

(ICCAD 2013)

**San Jose, California, USA
18-21 November 2013**



IEEE Catalog Number: CFP13CAD-POD
ISBN: 978-1-4799-1070-0

TABLE OF CONTENTS

Session 1-A Emerging Memory Technologies

Moderator(s): Shih-Lien Lu – Intel Corp.

Dmitri Stukov – University of California, Santa Barbara

1-A.1	CD-ECC: Content-Dependent Error Correction Codes for Combating Asymmetric Nonvolatile Memory Operation Errors	1
	<i>Wujie Wen, University of Pittsburgh; Mengjie Mao, University of Pittsburgh; Xiaochun Zhu, Qualcomm, Inc.; Seung H. Kang, Qualcomm, Inc.; Danghui Wang, Northwestern Polytechnical University; Yiran Chen, University of Pittsburgh</i>	
1-A.2	ADAMS: Asymmetric Differential STT-RAM Cell Structure For Reliable and High-Performance Applications	9
	<i>Yaojun Zhang, University of Pittsburgh; Ismail Bayram, University of Pittsburgh; Yu Wang, Tsinghua University; Hai Li, University of Pittsburgh; Yiran Chen, University of Pittsburgh</i>	
1-A.3	Design of Cross-Point Metal-Oxide ReRAM Emphasizing Reliability and Cost	17
	<i>Dimin Niu, Pennsylvania State University; Cong Xu, Pennsylvania State University; Naveen Muralimanohar, Hewlett-Packard Labs; Norman Jouppi, Hewlett-Packard Labs; Yuan Xie, Pennsylvania State University</i>	

Session 1-B Novel Techniques for Manufacturability and Layout Migration

Moderator(s): Rasit O. Topaloglu – IBM Systems and Technology Group

Charles Chiang – Synopsys, Inc.

1-B.1	Efficient Aerial Image Simulation on Multi-Core SIMD CPU	24
	<i>Pei-Ci Wu, University of Illinois at Urbana-Champaign; Tan Yan, Synopsys, Inc.; Hongbo Zhang, Synopsys, Inc.; Martin D.F. Wong, University of Illinois at Urbana-Champaign</i>	
1-B.2	Optimally Minimizing Overlay Violation in Self-Aligned Double Patterning Decomposition for Row-Based Standard Cell Layout in Polynomial Time	32
	<i>Zigang Xiao, University of Illinois at Urbana-Champaign; Yuelin Du, University of Illinois at Urbana-Champaign; Haitong Tian, University of Illinois at Urbana-Champaign; Martin D.F. Wong, University of Illinois at Urbana-Champaign</i>	
1-B.3	Efficient Analog Layout Prototyping by Layout Reuse with Routing Preservation	40
	<i>Ching-Yu Chin, National Chiao Tung University; Po-Cheng Pan, National Chiao Tung University; Hung-Ming Chen, National Chiao Tung University; Tung-Chieh Chen, Synopsys, Inc.; Jou-Chun Lin, National Chiao Tung University</i>	

Session 1-C Making Timing Variations Irrelevant

*Moderator(s): Suriyaprakash Natarajan – Intel Corporation
Hongliang Chang – Cadence Design Systems, Inc.*

1-C.1	On Reconfiguration-Oriented Approximate Adder Design and Its Application	48
	<i>Rong Ye, Chinese University of Hong Kong; Ting Wang, Chinese University of Hong Kong; Feng Yuan, Chinese University of Hong Kong; Rakesh Kumar, University of Illinois at Urbana-Champaign; Qiang Xu, Chinese University of Hong Kong</i>	
1-C.2	ForTER: A Forward Error Correction Scheme for Timing Error Resilience	55
	<i>Jie Zhang, Chinese University of Hong Kong; Feng Yuan, Chinese University of Hong Kong; Rong Ye, Chinese University of Hong Kong; Qiang Xu, Chinese University of Hong Kong</i>	
1-C.3	Aging-Aware Logic Synthesis	61
	<i>Mojtaba Ebrahimi, Karlsruhe Institute of Technology; Fabian Oboril, Karlsruhe Institute of Technology; Saman Kiamehr, Karlsruhe Institute of Technology; Mehdi B. Tahoori, Karlsruhe Institute of Technology</i>	

Session 1-D Advances in Modeling and Optimization: From System Level to Mixed Signal Designs

*Moderator(s): Siddharth Garg – University of Waterloo
Organizer(s): Diana Marculescu – Carnegie Mellon University*

1-D.2	Model-Based Hardware Design	69
	<i>Girish Venkataramani, MathWorks, Inc.; Kiran Kintali, MathWorks, Inc.; Sudeepa Prakash, MathWorks, Inc.; Stephan van Beek, MathWorks, Inc.</i>	
1-D.3	BAG: A Designer-Oriented Integrated Framework for the Development of AMS Circuit Generators	74
	<i>J. Crossley, University of California, Berkeley; A. Puggelli, University of California, Berkeley; H.-P. Le, University of California, Berkeley; B. Yang, University of California, Berkeley; R. Nancollas, University of California, Berkeley; K. Jung, University of California, Berkeley; L. Kong, University of California, Berkeley; N. Narevsky, University of California, Berkeley; Y. Lu, University of California, Berkeley; N. Sutardja, University of California, Berkeley; E.J. An, University of California, Berkeley; A.L. Sangiovanni-Vincentelli, University of California, Berkeley; E. Alon, University of California, Berkeley</i>	

Session 2-A Performance Evaluation of Multicore Systems: From Traffic Analysis to Latency Predictions

*Moderator(s): Paul Bogdan – University of Southern California
Organizer(s): Zhiliang Qian – Hong Kong University of Science and Technology*

2-A.1	Performance Evaluation of Multicore Systems: From Traffic Analysis to Latency Predictions	82
	<i>Zhiliang Qian, Hong Kong University of Science and Technology; Paul Bogdan, University of Southern California; Chi-Ying Tsui, Hong Kong University of Science and Technology; Radu Marculescu, Carnegie Mellon University</i>	

Session 2-B Improving Test Quality, Manufacturability & Reliability

*Moderator(s): Mahmut Yilmaz – Nvidia Corp.
Hung-Ming Chen – National Chiao Tung University*

2-B.1	Improved SAT-Based ATPG: More Constraints, Better Compaction	85
	<i>Stephan Eggarsglüß, University of Bremen, DFKI GmbH; Robert Wille, University of Bremen, DFKI GmbH; Rolf Drechsler, University of Bremen, DFKI GmbH</i>	

2-B.2	Automatic Test Pattern Generation for Delay Defects using Timed Characteristic Functions	91
	<i>Shin-Yann Ho, National Taiwan University; Shuo-Ren Lin, National Taiwan University;</i>	
	<i>Ko-Lung Yuan, National Taiwan University; Chien-Yen Kuo, National Taiwan University;</i>	
	<i>Kuan-Yu Liao, National Taiwan University; Jie-Hong R. Jiang, National Taiwan University;</i>	
	<i>Chien-Mo Li, National Taiwan University</i>	
2-B.3	DREAMS: DFM Rule EvAluation using Manufactured Silicon	99
	<i>R.D. Blanton, Carnegie Mellon University; F. Wang, Carnegie Mellon University;</i>	
	<i>C. Xue, Carnegie Mellon University; PK Nag, Carnegie Mellon University; Y. Xue, Carnegie</i>	
	<i>Mellon University; X. Li, Carnegie Mellon University</i>	
2-B.4	Stochastic Error Rate Estimation for Adaptive Speed Control with Field Delay Testing	107
	<i>Shoichi Iizuka, Osaka University; Masafumi Mizuno, Osaka University; Dan Kuroda, Osaka</i>	
	<i>University; Masanori Hashimoto, Osaka University; Takao Onoye, Osaka University</i>	
Session 2-C CAD Approaches for Emerging Applications		
<i>Moderator(s): Alex Jones – University of Pittsburgh</i>		
<i>Naehyuck Chang – Seoul National University</i>		
2-C.1	Security-Aware Mapping for CAN-Based Real-Time Distributed Automotive Systems	115
	<i>Chung-Wei Lin, University of California, Berkeley; Qi Zhu, University of California, Riverside;</i>	
	<i>Calvin Phung, University of California, Riverside; Alberto Sangiovanni-Vincentelli,</i>	
	<i>University of California, Berkeley</i>	
2-C.2	Dynamic Server Power Capping for Enabling Data Center Participation in Power Markets	122
	<i>Hao Chen, Boston University; Can Hankendi, Boston University; Michael C. Caramanis,</i>	
	<i>Boston University; Ayse K. Coskun, Boston University</i>	
2-C.3	An Energy Efficient Approximate Adder with Carry Skip for Error Resilient Neuromorphic VLSI Systems	130
	<i>Yongtae Kim, Texas A&M University; Yong Zhang, Texas A&M University;</i>	
	<i>Peng Li, Texas A&M University</i>	
2-C.4	PROTON: An Automatic Place-and-Route Tool for Optical Networks-on-Chip	138
	<i>Anja Boos, Technische Universität München; Luca Ramini, University of Ferrara;</i>	
	<i>Ulf Schlichtmann, Technische Universität München; Davide Bertozi, University of Ferrara</i>	
Session 2-D From Application to Emerging Devices: Analog is Between a Rock and a Hard Place		
<i>Moderator(s): Janet Roveda – University of Arizona</i>		
<i>Organizer(s): Janet Roveda – University of Arizona</i>		
2-D.1	Analog Behavior in Custom IC Variation-Aware Design	146
	<i>Trent McConaghay, Solido Design Automation, Inc.</i>	
2-D.3	A New Methodology to Address the Growing Productivity Gap in Analog Design	149
	<i>David White, Cadence Design Systems, Inc.</i>	

Session 3-A Keeping Kilo-Core Chips Cool: New Directions and Emerging Solutions

Moderator(s): Muhammad Shafique – Karlsruhe Institute of Technology

Organizer(s): Muhammad Shafique – Karlsruhe Institute of Technology

Siddharth Garg – University of Waterloo

3-A.1	Agent-Based Distributed Power Management for Kilo-Core Processors	153
	<i>Muhammad Shafique, Karlsruhe Institute of Technology;</i>	
	<i>Jörg Henkel, Karlsruhe Institute of Technology</i>	

3-A.2	Managing Moile Platform Power	161
	<i>Umit Y. Ogras, Arizona State University; Raid Z. Ayoub, Intel Corporation;</i>	
	<i>Michael Kishinevsky, Intel Corporation; David Kadjo, Texas A&M University</i>	

Session 3-B Triple Patterning, Triple the Trouble?

Moderator(s): J. Andres Torres – Mentor Graphics Corp.

Jamil Kawa – Synopsys, Inc.

3-B.1	A High-Performance Triple Patterning Layout Decomposer with Balanced Density	163
	<i>Bei Yu, University of Texas at Austin; Yen-Hung Lin, National Chiao Tung University;</i>	
	<i>Gerard Luk-Pat, Synopsys, Inc.; Duo Ding, Oracle Corp.; Kevin Lucas, Synopsys, Inc.;</i>	
	<i>David Z. Pan, University of Texas at Austin</i>	

3-B.2	Layout Decomposition with Pairwise Coloring for Multiple Patterning Lithography	170
	<i>Ye Zhang, Fudan University; Wai-Shing Luk, Fudan University; Hai Zhou, Northwestern University; Changhao Yan, Fudan University; Xuan Zeng, Fudan University</i>	

3-B.3	Constrained Pattern Assignment for Standard Cell based Triple Patterning Lithography	178
	<i>Haitong Tian, University of Illinois at Urbana-Champaign; Yeulin Du, University of Illinois at Urbana-Champaign; Hongbo Zhang, Synopsys, Inc.; Zigang Xiao, University of Illinois at Urbana-Champaign; Martin D.F. Wong, University of Illinois at Urbana-Champaign</i>	

3-B.4	Block Copolymer Directed Self-Assembly (DSA) Aware Contact Layer Optimization for 10 nm 1D Standard Cell Library	186
	<i>Yuelin Du, University of Illinois at Urbana-Champaign; Daifeng Guo, University of Illinois at Urbana-Champaign; Martin D.F. Wong, University of Illinois at Urbana-Champaign; He Yi, Stanford University; H.-S. Philip Wong, Stanford University; Hongbo Zhang, Synopsys, Inc.; Qiang Ma, Synopsys, Inc.</i>	

Session 3-C Emerging Design Automation: The Movement to Apply CAD Techniques to Global Challenges

Moderator(s): Yiran Chen – University of Pittsburgh

Organizer(s): Yiran Chen – University of Pittsburgh

3-C.1	Computer-Aided Design of Electrical Energy Systems	194
	<i>Younghyun Kim, Seoul National University; Donghwa Shin, Politecnico di Torino; Massimo Petricca, Politecnico di Torino; Sangyoung Park, Seoul National University; Massimo Poncino, Politecnico di Torino; Naehyuck Chang, Seoul National University</i>	

3-C.2	A Neuromorphic Architecture for Anomaly Detection in Autonomous Large-Area Traffic Monitoring	202
	<i>Qiuwen Chen, Syracuse University; Qinru Qiu, Syracuse University; Hai Li, University of Pittsburgh; Qing Wu, Air Force Research Lab</i>	

3-C.3	Considering Fabrication in Sustainable Computing	206
	<i>Alex K. Jones, University of Pittsburgh; Yiran Chen, University of Pittsburgh;</i>	
	<i>William O. Collinge, University of Pittsburgh; Haifeng Xu, University of Pittsburgh;</i>	
	<i>Laura A. Schaefer, University of Pittsburgh; Amy E. Landis, Arizona State University;</i>	
	<i>Melissa M. Bilec, University of Pittsburgh</i>	
 Session 3-D Emerging Directions in Hardware Synthesis		
<i>Moderator(s): Stephen Neuendorffer – Xilinx, Inc.</i>		
<i>Jay Bhadra – Freescale Semiconductor, Inc.</i>		
3-D.1	SDC-Based Modulo Scheduling for Pipeline Synthesis	211
	<i>Zhiru Zhang, Cornell University; Bin Liu, Micron Technology, Inc.</i>	
3-D.2	Slack Matching Mode-Based Asynchronous Circuits for Average-Case Performance	219
	<i>Mehrdad Najibi, University of Southern California;</i>	
	<i>Peter A. Beerel, University of Southern California</i>	
3-D.3	Sensitization Criterion for Threshold Logic Circuits and Its Application	226
	<i>Chen-Kuan Tsai, National Tsing Hua University; Chun-Yao Wang, National Tsing Hua University;</i>	
	<i>Ching-Yi Huang, National Tsing Hua University; Yung-Chih Chen, Yuan Ze University</i>	
3-D.4	FPGA Acceleration of Enhanced Boolean Constraint Propagation for SAT Solvers	234
	<i>Jason Thong, McMaster University; Nicola Nicolici, McMaster University</i>	
 Session 4-A Thermal Management		
<i>Moderator(s): Sarma Vrudhula – Arizona State University</i>		
<i>Yiren Chen – University of Pittsburgh</i>		
4-A.1	Dynamic Thermal Management in Mobile Devices Considering the Thermal Coupling between Battery and Application Processor	242
	<i>Qing Xie, University of Southern California; Jaemin Kim, Seoul National University;</i>	
	<i>Yanzhi Wang, University of Southern California; Donghwa Shin, Politecnico di Torino; Naehyuck Chang, Seoul National University; Massoud Pedram,</i>	
	<i>University of Southern California</i>	
4-A.2	Formal Verification of Distributed Dynamic Thermal Management	248
	<i>Muhammad Ismail, National University of Science and Technology; Osman Hasan,</i>	
	<i>National University of Science and Technology; Thomas Ebi, Karlsruhe Institute of Technology;</i>	
	<i>Muhammad Shafique, Karlsruhe Institute of Technology;</i>	
	<i>Jörg Henkel, Karlsruhe Institute of Technology</i>	
4-A.3	STEAM: A Fast Compact Thermal Model for Two-Phase Cooling of Integrated Circuits	256
	<i>Arvind Sridhar, Ecole Polytechnique Fédérale de Lausanne; Yassir Madhour, Ecole Polytechnique Fédérale de Lausanne and IBM Research - Zurich; David Atienza, Ecole Polytechnique Fédérale de Lausanne; Thomas Brunschwiler, IBM Research - Zurich;</i>	
	<i>John Thome, Ecole Polytechnique Fédérale de Lausanne</i>	

Session 4-B 2013 CAD Contest

Moderator(s): Zhuo Li – IBM T.J. Watson Research Center
Iris Hui-Ru Jiang – National Chiao Tung University
Organizer(s): Yih-Lang Li – National Chiao Tung University
Yao-Wen Chang – National Taiwan University

4-B.1	The Overview of 2013 CAD Contest at ICCAD	264
	<i>Iris Hui-Ru Jiang, National Chiao Tung University; Zhuo Li, IBM T.J. Watson Research Center; Hwei-Tseng Wang, Cadence Design Systems, Inc.; Natarajan Viswanathan, IBM Systems and Technology Group</i>	
4-B.2	ICCAD-2013 CAD Contest in Technology Mapping for Macro Blocks and Benchmark Suite	265
	<i>Chih-Jen Hsu, Cadence Design Systems, Inc.; Wei-Hsun Lin, Cadence Design Systems, Inc.; Hwei-Tseng Wang, Cadence Design Systems, Inc.; Feng Lu, Cadence Design Systems, Inc.; Kei-Yong Khoo, Cadence Design Systems, Inc.</i>	
4-B.3	ICCAD-2013 CAD Contest in Placement Finishing and Benchmark Suite	268
	<i>Myung-Chul Kim, IBM Research - Austin; Natarajan Viswanathan, IBM Systems & Technology Group; Zhuo Li, IBM Research - Austin; Charles J. Alpert, IBM Research - Austin</i>	
4-B.4	ICCAD-2013 CAD Contest in Mask Optimization and Benchmark Suite	271
	<i>Shayak Banerjee, IBM Corp.; Zhuo Li, IBM T.J. Watson Research Center; Sani R. Nassif, IBM Research - Austin</i>	

Session 4-C Modelling of Through Silicon Vias Parasitics and Shallow Trench Isolation Stress Effects

Moderator(s): Yehia Massoud – Worcester Polytechnic Institute
Roberto Suaya – Mentor Graphics Corp.

4-C.1	Compact Lateral Thermal Resistance Modeling and Characterization for TSV and TSV Array	275
	<i>Zao Liu, University of California, Riverside; Sahana Swarup, University of California, Riverside; Sheldon X.-D. Tan, University of California, Riverside</i>	
4-C.2	On Accurate Full-Chip Extraction and Optimization of TSV-to-TSV Coupling Elements in 3D ICs	281
	<i>Yarui Peng, Georgia Institute of Technology; Taigon Song, Georgia Institute of Technology; Dusan Petranovic, Mentor Graphics Corp.; Sung Kyu Lim, Georgia Institute of Technology</i>	
4-C.3	The Impact of Shallow Trench Isolation Effects on Circuit Performance	289
	<i>Sravan K. Marella, University of Minnesota; Sachin S. Sapatnekar, University of Minnesota</i>	

Session 4-D System-Level and Post-Silicon Validation

Moderator(s): Masahiro Fujita – University of Tokyo
Ric Huang – National Taiwan University

4-D.1	Diagnosing Root Causes of System Level Performance Violations	295
	<i>Lingyi Liu, University of Illinois at Urbana-Champaign; Xuanyu Zhong, University of Illinois at Urbana-Champaign; Xiaotao Chen, Huawei Technologies Co., Ltd.; Shobha Vasudevan, University of Illinois at Urbana-Champaign</i>	

4-D.2	Automatic Concolic Test Generation with Virtual Prototypes for Post-Silicon Validation	303
	<i>Kai Cong, Portland State University; Fei Xie, Portland State University;</i>	
	<i>Li Lei, Portland State University</i>	
4-D.3	Hybrid Checking for Microarchitectural Validation of Microprocessor Designs on Acceleration Platforms	311
	<i>Debapriya Chatterjee, University of Michigan; Biruk Mammo, University of Michigan;</i>	
	<i>Doowon Lee, University of Michigan; Raviv Gal, IBM Research - Haifa; Ronny Morad, IBM Research - Haifa; Amir Nahir, IBM Research - Haifa; Avi Ziv, IBM Research - Haifa;</i>	
	<i>Valeria Bertacco, University of Michigan</i>	
Session 5-A Power Considerations in System Design		
<i>Moderator(s): Sarma Vrudhula – Arizona State University</i>		
<i>Muhammad Shafique – Karlsruhe Institute of Technology</i>		
5-A.1	Improving Platform Energy-Chip Area Trade-Off in Near-Threshold Computing Environment	318
	<i>Hao Wang, University of Wisconsin, Madison; Abhishek A. Sinkar, Oracle Corp.; Nam Sung Kim, University of Wisconsin, Madison</i>	
5-A.2	Leveraging Rule-Based Designs for Automatic Power Domain Partitioning	326
	<i>Abhinav Agarwal, Massachusetts Institute of Technology;</i>	
	<i>Arvind , Massachusetts Institute of Technology</i>	
5-A.3	Performance Boosting under Reliability and Power Constraints	334
	<i>Youngtaek Kim, University of Texas at Austin; Lizy Kurian John, University of Texas at Austin;</i>	
	<i>Indrani Paul, Advanced Micro Devices, Inc.; Srilatha Manne, Advanced Micro Devices, Inc.;</i>	
	<i>Michael Schulte, Advanced Micro Devices, Inc.</i>	
Session 5-B Placement		
<i>Moderator(s): Dave Chinnery – Mentor Graphics Corp.</i>		
<i>Martin D.F. Wong – University of Illinois at Urbana-Champaign</i>		
5-B.1	LatchPlanner: Latch Placement Algorithm for Datapath-Oriented High-Performance VLSI Designs	342
	<i>Minsik Cho, IBM T.J. Watson Research Center; Hua Xiang, IBM T.J. Watson Research Center;</i>	
	<i>Haoxing Ren, IBM T.J. Watson Research Center; Matthew M. Ziegler, IBM T.J. Watson Research Center; Ruchir Puri, IBM T.J. Watson Research Center</i>	
5-B.2	Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography	349
	<i>Bei Yu, University of Texas at Austin; Xiaoqing Xu, University of Texas at Austin;</i>	
	<i>Jhih-Rong Gao, University of Texas at Austin; David Z. Pan, University of Texas at Austin</i>	
5-B.3	POLAR: Placement based on Novel Rough Legalization and Refinement	357
	<i>Tao Lin, Iowa State University; Chris Chu, Iowa State University; Joseph R. Shinnerl, Mentor Graphics Corp.; Ismail Bustany, Mentor Graphics Corp.;</i>	
	<i>Ivailo Nedelchev, Mentor Graphics Corp.</i>	

Session 5-C Lifetime Analysis of TSV-Based 3D ICs

**Moderator(s): Qiang Xu – Chinese University of Hong Kong
Guojie Luo – Peking University**

5-C.1	Transient Modeling of TSV-Wire Electromigration and Lifetime Analysis of Power Distribution Network for 3D ICs	363
	<i>Xin Zhao, IBM Corp.; Yang Wan, Georgia Institute of Technology; Michael Scheuermann, IBM T.J. Watson Research Center; Sung Kyu Lim, Georgia Institute of Technology</i>	
5-C.2	Novel Crack Sensor for TSV-Based 3D Integrated Circuits: Design and Deployment Perspectives	371
	<i>Chun Zhang, Missouri University of Science and Technology; Moongon Jung, Georgia Institute of Technology; Sung Kyu Lim, Georgia Institute of Technology; Yiyu Shi, Missouri University of Science and Technology</i>	
5-C.3	Electromigration Study for Multi-Scale Power/Ground vias in TSV-Based 3D ICs	379
	<i>Jiwoo Pak, University of Texas at Austin; Sung Kyu Lim, Georgia Institute of Technology; David Z. Pan, University of Texas at Austin</i>	

Session 5-D Test and Security for Analog and Mixed-Signal Circuits

**Moderator(s): Amit Majumder – Xilinx, Inc.
Abhilash Goyal – Oracle Corp.**

5-D.1	Scalable and Efficient Analog Parametric Fault Identification	387
	<i>Mustafa Berke Yelten, Intel Corporation; Suriyaprakash Natarajan, Intel Corporation; Bin Xue, Intel Corporation; Prashant Goteti, Intel Corporation</i>	
5-D.2	An IDDQ-Based Source Driver IC Design-for-Test Technique	393
	<i>S.-S. Lin, National Taiwan University; C.-L. Kao, National Taiwan University; J.-L. Huang, National Taiwan University; C.-C. Lee, Himax Technologies, Inc.; X.-L. Huang, Industrial Technology Research Institute</i>	
5-D.3	Hardware Trojans in Wireless Cryptographic ICs: Silicon Demonstration and Detection Method Evaluation	399
	<i>Yu Liu, University of Texas at Dallas; Yier Jin, University of Central Florida; Yiorgos Makris, University of Texas at Dallas</i>	

Session 6-A To Remember or Not: Embedded Memories

**Moderator(s): Paul Bogdon – University of Southern California
Philip Brisk – University of California, Riverside**

6-A.1	AMBER: Adaptive Energy Management for On-Chip Hybrid Video Memories	405
	<i>Muhammad Usman Karim Khan, Karlsruhe Institute of Technology; Muhammad Shafique, Karlsruhe Institute of Technology; Jörg Henkel, Karlsruhe Institute of Technology</i>	
6-A.2	Thread-Criticality Aware Dynamic Cache Reconfiguration in Multi-Core System	413
	<i>Po-Yang Hsu, National Tsing Hua University; Tingting Hwang, National Tsing Hua University</i>	
6-A.3	A Disturb-Alleviation Scheme for 3D Flash Memory	421
	<i>Yu-Ming Chang, Macronix International Co., Ltd. and National Taiwan University; Yuan-Hao Chang, Academia Sinica; Tei-Wei Kuo, National Taiwan University; Hsiang-Pang Li, Macronix International Co., Ltd.; Yung Chun Li, Macronix International Co., Ltd.</i>	

6-A.4	Unleashing the Potential of MLC STT-RAM Caches	429
	<i>Xiuyuan Bi, University of Pittsburgh; Mengjie Mao, University of Pittsburgh; Danghui Wang, Northwestern Polytechnical University; Hai Li, University of Pittsburgh</i>	

Session 6-B Power, Timing and Noise Analysis and Optimization

*Moderator(s): Jia Wang – Illinois Institute of Technology
Mondira Pant – Intel Corp.*

6-B.1	Eagle-Eye: A Near-Optimal Statistical Framework for Noise Sensor Placement	437
	<i>Tao Wang, Missouri University of Science and Technology; Chun Zhang, Missouri University of Science and Technology; Jinjun Xiong, IBM Research; Yiyu Shi, Missouri University of Science and Technology</i>	
6-B.2	Joint Sizing and Adaptive Independent Gate Control for FinFET Circuits Operating in Multiple Voltage Regimes using the Logical Effort Method	444
	<i>Xue Lin, University of Southern California; Yanzhi Wang, University of Southern California; Massoud Pedram, University of Southern California</i>	
6-B.3	High-Performance Gate Sizing with a Signoff Timer	450
	<i>Andrew B. Kahng, University of California at San Diego; Seokhyeong Kang, University of California at San Diego; Hyein Lee, University of California at San Diego; Igor L. Markov, University of Michigan; Pankit Thapar, University of Michigan</i>	
6-B.4	Efficient PVT Independent Abstraction of Large IP Blocks for Hierarchical Power Analysis	458
	<i>Nagu Dhanwada, IBM Corp.; David Hathaway, IBM Corp.; Victor Zyuban, IBM Corp.; Peng Peng, IBM Corp.; Karl Moody, IBM Corp.; William Dungan, IBM Corp.; Arun Joseph, IBM Corp.; Rahul Rao, IBM Corp.; Christopher Gonzalez, IBM Corp.</i>	

Session 6-C Intelligent Compilation for Emulation and Acceleration

*Moderator(s): Valeria Bertacco – University of Michigan
Organizer(s): Michael D. Moffitt – IBM Corp.*

6-C.1	Place and Route for Massively Parallel Hardware-Accelerated Functional Verification	466
	<i>Michael D. Moffitt, IBM Corp.; Gernot E. Günther, IBM Corp.; Kevin A. Pasnik, IBM Corp.</i>	
6-C.2	Techniques and Challenges of Implementing Large Scale Logic Design Models in Massively Parallel Fine-Grained Multiprocessor Systems	473
	<i>Platon Beletsky, Cadence Design Systems, Inc.; Mike Bershteyn, Cadence Design Systems, Inc.; Alexandre Birguer, Cadence Design Systems, Inc.; Chunkuen Ho, Cadence Design Systems, Inc.; Viktor Salitrennik, Cadence Design Systems, Inc.</i>	

Session 6-D Analog and RF

*Moderator(s): Eric R. Keiter – Sandia National Laboratories
Raj Raghuram – Berkeley Design Automation*

6-D.1	Fast Statistical Analysis of Rare Circuit Failure Events via Scaled-Sigma Sampling for High-Dimensional Variation Space	478
	<i>Shupeng Sun, Carnegie Mellon University; Xin Li, Carnegie Mellon University; Hongzhou Liu, Cadence Design Systems, Inc.; Kangsheng Luo, Cadence Design Systems, Inc.; Ben Gu, Cadence Design Systems, Inc.</i>	

6-D.2	Verifying Start-Up Failures in Coupled Ring Oscillators in Presence of Variability using Predictive Global Optimization	486
	<i>Taehwan Kim, Seoul National University; Do-Gyoong Song, Seoul National University; Sangho Youn, Seoul National University; Jaejin Park, Samsung Electronics Co., Ltd.; Hojin Park, Samsung Electronics Co., Ltd.; Jaeha Kim, Seoul National University</i>	
6-D.3	An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits	494
	<i>Lengfei Han, Michigan Technological University; Xueqian Zhao, Michigan Technological University; Zhuo Feng, Michigan Technological University</i>	
6-D.4	Modeling and Analysis of (Nonstationary) Low Frequency Noise in Nano Devices: A Synergistic Approach based on Stochastic Chemical Kinetics	500
	<i>A. Gokcen Mahmutoglu, Koç University; Alper Demir, Koç University; Jaijeet Roychowdhury, University of California, Berkeley</i>	

Session 7-A Efficient and Secure Embedded Processors

**Moderator(s): Qi Zhu – University of California, Riverside
Hiren Patel – University of Waterloo**

7-A.1	MOMA: Mapping of Memory-intensive Software-Pipelined Applications for Systems with Multiple Memory Controllers	508
	<i>Janmartin Jahn, Karlsruhe Institute of Technology; Santiago Pagani, Karlsruhe Institute of Technology; Jian-Jia Chen, Karlsruhe Institute of Technology; Jörg Henkel, Karlsruhe Institute of Technology</i>	
7-A.2	An Efficient Compiler Framework for Cache Bypassing on GPUs	516
	<i>Xiaolong Xie, Peking University; Yun Liang, Peking University; Guangyu Sun, Peking University; Deming Chen, University of Illinois at Urbana-Champaign</i>	
7-A.3	A Just-in-Time Customizable Processor	524
	<i>Liang Chen, National University of Singapore; Joseph Tarango, University of California, Riverside; Tulika Mitra, National University of Singapore; Philip Brisk, University of California, Riverside</i>	
7-A.4	Temperature Tracking: An Innovative Run-Time Approach for Hardware Trojan Detection	532
	<i>Domenic Forte, University of Connecticut; Chongxi Bao, University of Maryland; Ankur Srivastava, University of Maryland</i>	

Session 7-B Novel EM-IR for Power Grids

**Moderator(s): Rajendran Panda – Oracle Corp.
Iris Hui-Ru Jiang – National Chiao Tung University**

7-B.1	Redundancy-Aware Electromigration Checking for Mesh Power Grids	540
	<i>Sandeep Chatterjee, University of Toronto; Mohammad Fawaz, University of Toronto; Farid N. Najm, University of Toronto</i>	
7-B.2	Scalable Power Grid Transient Analysis via MOR-Assisted Time-Domain Simulations	548
	<i>Jia Wang, Illinois Institute of Technology; Xuanxing Xiong, Illinois Institute of Technology</i>	
7-B.3	A Vectorless Framework for Power Grid Electromigration Checking	553
	<i>Mohammad Fawaz, University of Toronto; Sandeep Chatterjee, University of Toronto; Farid N. Najm, University of Toronto</i>	

7-B.4	Parallel Power Grid Analysis using Preconditioned GMRES Solver on CPU-GPU Platforms	561
	<i>Xue-Xin Liu, University of California, Riverside; Hai Wang, University of Electronic Science and Technology of China; Sheldon X.-D. Tan, University of California, Riverside</i>	
Session 7-D FinFET: A Multifaceted Perspective for CAD Engineers		
<i>Organizer(s): Rasit O. Topaloglu – IBM Corp.</i>		
7-D.1	Design with FinFETs: Design Rules, Patterns, and Variability	569
	<i>Rasit O. Topaloglu, IBM Corp.</i>	
Session 8-A Beyond Charge-Based Computing		
<i>Moderator(s): Arijit Raychowdhury – Georgia Institute of Technology</i>		
8-A.1	Spin Torque Devices in Embedded Memory: Model Studies and Design Space Exploration	572
	<i>Arijit Raychowdhury, Georgia Institute of Technology</i>	
8-A.2	Exploring Boolean and Non-Boolean Computing with Spin Torque Devices	576
	<i>Kaushik Roy, Purdue University; Mrigank Sharad, Purdue University; Deliang Fan, Purdue University; Karthuk Yogendra, Purdue University</i>	
Session 8-B Verification of Large Scale Designs		
<i>Moderator(s): Jie-Hong (Roland) Jiang – National Taiwan University</i>		
<i>Organizer(s): Diana Marculescu – Carnegie Mellon University</i>		
8-B.1	Why the Design Productivity Gap Never Happened	581
	<i>Harry D. Foster, Mentor Graphics Corp.</i>	
Session 8-C Tree Optimization in Physical Synthesis		
<i>Moderator(s): Joseph Shinnerl – Mentor Graphics Corp.</i>		
<i>Atsushi Takahashi – Tokyo Institute of Technology</i>		
8-C.1	Depth Controlled Symmetric Function Fanin Tree Restructure	585
	<i>Hua Xiang, IBM T.J. Watson Research Center; Lakshmi Reddy, IBM Systems and Technology Group; Louise Trevillyan, IBM T.J. Watson Research Center; Ruchir Puri, IBM T.J. Watson Research Center</i>	
8-C.2	In-Placement Clock-Tree Aware Multi-Bit Flip-Flop Generation for Power Optimization	592
	<i>Chih-Cheng Hsu, National Chung Cheng University; Yu-Chuan Chen, National Chung Cheng University; Mark Po-Hung Lin, National Chung Cheng University</i>	
8-C.3	Clock Power Minimization using Structured Latch Templates and Decision Tree Induction	599
	<i>Samuel I. Ward, University of Texas at Austin; Natarajan Viswanathan, IBM Research - Austin; Nancy Y. Zhou, IBM Research - Austin; Cliff C.N. Sze, IBM Research - Austin; Zhuo Li, IBM Research - Austin; Charles J. Alpert, IBM Research - Austin; David Z. Pan, University of Texas at Austin</i>	

Session 8-D New Frontiers in EDA for Neural and Microfluidic Circuits

**Moderator(s): Evangeline Young – Chinese University of Hong Kong
Hsiao-Chun Huang – Nanyang Technological University**

8-D.1	FPGA Simulation Engine for Customized Construction of Neural Microcircuits	607
	<i>Hugh T. Blair, University of California, Los Angeles; Jason Cong, University of California, Los Angeles; Di Wu, University of California, Los Angeles</i>	
8-D.2	Sample Preparation for Many-Reactant Bioassay on DMFBs using Common Dilution Operation Sharing	615
	<i>Chia-Hung Liu, National Chiao Tung University; Hao-Han Chang, National Chiao Tung University; Tung-Che Liang, National Chiao Tung University; Juinn-Dar Huang, National Chiao Tung University</i>	
8-D.3	Optimization of Polymerase Chain Reaction on a Cyberphysical Digital Microfluidic Biochip	622
	<i>Yan Luo, Duke University; Bhargab B. Bhattacharya, Indian Statistical Institute; Tsung-Yi Ho, National Cheng Kung University; Krishnendu Chakrabarty, Duke University</i>	

Session 9-A Customized and Heterogeneous Architectures

**Moderator(s): Yosinori Watanabe – Cadence Design Systems, Inc.
Younghyun Kim – Seoul National University**

9-A.1	Optimization of Interconnects Between Accelerators and Shared Memories in Dark Silicon	630
	<i>Jason Cong, University of California, Los Angeles; Bingjun Xiao, University of California, Los Angeles</i>	
9-A.2	A Polynomial Time Algorithm for Solving the Word-Length Optimization Problem	638
	<i>Karthick N. Parashar, INRIA Rennes - Bretagne Atlantique; Daniel Menard, Institut National des Sciences; Olivier Sentieys, INRIA Rennes - Bretagne Atlantique</i>	
9-A.3	DHASER: Dynamic Heterogeneous Adaptation for Soft-Error Resiliency in ASIP-Based Multi-Core Systems	646
	<i>Tuo Li, University of New South Wales; Muhammad Shafique, Karlsruhe Institute of Technology; Semeen Rehman, Karlsruhe Institute of Technology; Jude Angelo Ambrose, University of New South Wales; Jörg Henkel, Karlsruhe Institute of Technology; Sri Parameswaran, University of New South Wales</i>	
9-A.4	Trace Alignment Algorithms for Offline Workload Analysis of Heterogeneous Architectures	654
	<i>Muhammet Mustafa Ozdal, Intel Corporation; Aamer Jaleel, Intel Corporation; Paolo Narvaez, Intel Corporation; Steven Burns, Intel Corporation; Ganapati Srinivasa, Intel Corporation</i>	

Session 9-B Formal and Symbolic Verification

Moderator(s): Miroslav N. Velev – Aries Design Automation, LLC

9-B.1	From Statistical Model Checking to Statistical Model Inference: Characterizing the Effect of Process Variations in Analog Circuits	662
	<i>Yan Zhang, University of Colorado at Boulder; Sriram Sankaranarayanan, University of Colorado at Boulder; Fabio Somenzi, University of Colorado at Boulder; Xin Chen, RWTH Aachen University; Erika Ábrahám, RWTH Aachen University</i>	

9-B.2	Hardware Implementation of BLTL Property Checkers for Acceleration of Statistical Model Checking	670
	<i>Kosuke Oshima, University of Tokyo; Takeshi Matsumoto, University of Tokyo; Masahiro Fujita, University of Tokyo</i>	
9-B.3	Proof Logging for Computer Algebra based SMT Solving	677
	<i>Oliver Marx, University of Kaiserslautern; Markus Wedler, University of Kaiserslautern; Dominik Stoffel, University of Kaiserslautern; Wolfgang Kunz, University of Kaiserslautern; Alexander Dreyer, Fraunhofer ITWM</i>	
9-B.4	Conquering the Scheduling Alternative Explosion Problem of SystemC Symbolic Simulation	685
	<i>Chun-Nan Chou, National Taiwan University; Chen-Kai Chu, National Taiwan University; Chung-Yang Huang, National Taiwan University</i>	
Session 9-C Clock Synthesis, ECO, and PCB Routing		
<i>Moderator(s): Lars Hagen – Cadence Design Systems, Inc.</i>		
<i>Thorlindur Thorolfsson – Synopsys, Inc.</i>		
9-C.1	Comprehensive Technique for Designing and Synthesizing TSV Fault-Tolerant 3D Clock Trees	691
	<i>Heechun Park, Seoul National University; Taewhan Kim, Seoul National University</i>	
9-C.2	Low-Power Timing Closure Methodology for Ultra-Low Voltage Designs	697
	<i>Wen-Pin Tu, Chung Yuan Christian University; Chung-Han Chou, National Tsing Hua University; Shih-Hsu Huang, Chung Yuan Christian University; Shih-Chieh Chang, National Tsing Hua University; Yow-Tyng Nieh, Industrial Technology Research Institute; Chien-Yung Chou, Industrial Technology Research Institute</i>	
9-C.3	Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion	705
	<i>Andrew B. Kahng, University of California at San Diego; Ilgweon Kang, University of California at San Diego; Siddhartha Nath, University of California at San Diego</i>	
9-C.4	Post-Route Alleviation of Dense Meander Segments in High-Performance Printed Circuit Boards	713
	<i>Tsun-Ming Tseng, Technical University of Munich; Bing Li, Technical University of Munich; Tsung-Yi Ho, National Cheng Kung University; Ulf Schlichtmann, Technical University of Munich</i>	
Session 9-D Just Like How We Designed VLSI Circuit and System: Design Automation is Also Essential to System biology		
<i>Moderator(s): Janet Roveda – University of Arizona</i>		
<i>Organizer(s): Janet Roveda – University of Arizona</i>		
9-D.2	Digital Logic with Molecular Reactions	721
	<i>Hua Jiang, University of Minnesota; Marc D. Riedel, University of Minnesota; Keshab K. Parhi, University of Minnesota</i>	
9-D.4	Noise in Genetic Circuits: Hindrance or Chance?	728
	<i>Cheng-Ju Pan, National Taiwan University; Hsiao-Chun Huang, National Taiwan University</i>	

Session 10-A Emerging System Level Design

*Moderator(s): Felice Balarin – Cadence Design Systems, Inc.
Cheng Zhuo – Intel Corp.*

10-A.1	Sequential Logic to Transform Probabilities	732
	<i>Naman Saraf, University of Minnesota, Twin Cities; Kia Bazargan, University of Minnesota, Twin Cities</i>	
10-A.2	Automated Generation of Efficient Instruction Decoders for Instruction Set Simulators	739
	<i>Nicolas Fournel, TIMA Laboratory, CNRS/Grenoble INP/UJF; Luc Michel, TIMA Laboratory, CNRS/Grenoble INP/UJF; Frédéric Pérot, TIMA Laboratory, CNRS/Grenoble INP/UJF</i>	
10-A.3	Dynamic Bandwidth Scaling for Embedded DSPs with 3D-Stacked DRAM and Wide I/Os	747
	<i>Daniel W. Chang, University of Wisconsin, Madison; Young Hoon Son, Seoul National University; Jung Ho Ahn, Seoul National University; Hoyoung Kim, Samsung Electronics Co., Ltd.; Minwook Ahn, Samsung Electronics Co., Ltd.; Michael J. Schulte, University of Wisconsin, Madison; Nam Sung Kim, University of Wisconsin, Madison</i>	
10-A.4	ISOMER: Integrated Selection, Partitioning, and Placement Methodology for Reconfigurable Architectures	755
	<i>Rana Muhammad Bilal, National University of Science and Technology; Rehan Hafiz, National University of Science and Technology; Muhammad Shafique, Karlsruhe Institute of Technology; Saad Shoaib, National University of Science and Technology; Asim Munawar, IBM Research Japan; Jörg Henkel, Karlsruhe Institute of Technology</i>	

Session 10-B Advances in Logic Synthesis

*Moderator(s): Alan Mishchenko – University of California, Berkeley
Chun-Yao Wang – National Tsing Hua University*

10-B.1	Generalized Boolean Symmetries through Nested Partition Refinement	763
	<i>Hadi Katebi, University of Michigan; Karem A. Sakallah, University of Michigan; Igor L. Markov, University of Michigan</i>	
10-B.2	Encoding Multi-Valued Functions for Symmetry	771
	<i>Ko-Lung Yuan, National Taiwan University; Chien-Yen Kuo, National Taiwan University; Jie-Hong R. Jiang, National Taiwan University; Meng-Yen Li, Industrial Technology Research Institute</i>	
10-B.3	Approximate Logic Synthesis under General Error Magnitude and Frequency Constraints	779
	<i>Jin Miao, University of Texas at Austin; Andreas Gerstlauer, University of Texas at Austin; Michael Orshansky, University of Texas at Austin</i>	
10-B.4	Partial Synthesis through Sampling With and Without Specification	787
	<i>Masahiro Fujita, University of Tokyo; Satoshi Jo, University of Tokyo; Shohei Ono, University of Tokyo; Takeshi Matsumoto, University of Tokyo</i>	

Session 10-C Stochastic Circuit Simulation

Moderator(s): Ibrahim (Abe) M. Elfadel – Masdar Institute of Science and Technology

Organizer(s): Ibrahim (Abe) M. Elfadel – Masdar Institute of Science and Technology

10-C.1	Bayesian Model Fusion: A Statistical Framework for Efficient Pre-Silicon Validation and Post-Silicon Tuning of Complex Analog and Mixed-Signal Circuits	795
	<i>Xin Li, Carnegie Mellon University; Fa Wang, Carnegie Mellon University; Shupeng Sun, Carnegie Mellon University; Chenjie Gu, Intel Corporation</i>	
10-C.2	Uncertainty Quantification for Integrated Circuits: Stochastic Spectral Methods	803
	<i>Zheng Zhang, Massachusetts Institute of Technology; Ibrahim M. Elfadel, Masdar Institute of Science and Technology; Luca Daniel, Massachusetts Institute of Technology</i>	
10-C.3	Simulation of Temporal Stochastic Phenomena in Electronic and Biological Systems: A Comparative Review, Examples and Synergies	811
	<i>Alper Demir, Koç University; Burak Erman, Koç University</i>	

Session 10-D Trustworthy Hardware

Organizer(s): Ramesh Karri – Polytechnic Institute of New York University

Farinaz Koushanfar – Rice University

10-D.1	Hardware Security: Threat Models and Metrics	819
	<i>M. Rostami, Rice University; F. Koushanfar, Rice University; J. Rajendran, Polytechnic Institute of New York University; R. Karri, Polytechnic Institute of New York University</i>	
10-D.2	A Proof-Carrying based Framework for Trusted Microprocessor IP	824
	<i>Yier Jin, University of Central Florida; Yiorgos Makris, University of Texas at Dallas</i>	
10-D.3	A Write-Time based Memristive PUF for Hardware Security Applications	830
	<i>Garrett S. Rose, Air Force Research Lab; Nathan McDonald, Air Force Research Lab; Lok-Kwong Yan, Air Force Research Lab; Bryant Wysocki, Air Force Research Lab</i>	