

2013 IEEE International 3D Systems Integration Conference

(3DIC 2013)

**San Francisco, California, USA
2-4 October 2013**



**IEEE Catalog Number: CFP13DIC-POD
ISBN: 978-1-4673-6482-9**

TABLE OF CONTENTS

| | |
|---|-----------|
| 3D INTEGRATION OF STANDARD INTEGRATED CIRCUITS | 1 |
| <i>Michael Ziesmann, Rene Puschmann, Mathias Bottcher, Irene Bartussek, Frank Windrich, Conny Fiedler, Peggy John, Charles Manier, Kai Zoschke, Jurgen Grafe, Hermann Oppermann, M. Jurgen Wolf, K. Dieter Lang</i> | |
| CHIP TO WAFER COPPER DIRECT BONDING ELECTRICAL CHARACTERIZATION AND THERMAL CYCLING | 8 |
| <i>Yann Beilliard, Lea Di Cioccio, Stephane Moreau, Rafael Estevez, Loic Sanchez, Brigitte Montmayeul, Thomas Signamarcheix, Guillaume Parry</i> | |
| THE MONOLITHIC 3D ADVANTAGE - MONOLITHIC 3D IS FAR MORE THAN JUST AN ALTERNATIVE TO 0.7X SCALING | 15 |
| <i>Zvi Or-Bach</i> | |
| SURFACE PASSIVATION OF CU CONE BUMP BY SELF- ASSEMBLED-MONOLAYER FOR ROOM TEMPERATURE CU-CU BONDING | 22 |
| <i>A. Ikeda, L. J. Qiu, K. Nakahara, T. Asano</i> | |
| CHARACTERIZATION AND OPTIMIZATION OF A TSV CMP REVEAL PROCESS USING A NOVEL WAFER INSPECTION TECHNIQUE FOR DETECTING SUB-MONOLAYER SURFACE CONTAMINATION | 26 |
| <i>Jason Chew, Uday Mahajan, Rajeev Bajaj, Iad Mirshad, Robert Newcomb</i> | |
| LOW TEMPERATURE (<180°C) BONDING FOR 3D INTEGRATION | 32 |
| <i>Yan-Pin Huang, Ruoh-Ning Tzeng, Yu-San Chien, Ming-Shaw Shy, Teu-Hua Lin, Kou-Hua Chen, Ching-Te Chuang, Chi-Tsung Chiu, Ho-Ming Tong, Kuan-Neng Chen</i> | |
| ANALYSIS OF GLASS INTERPOSER PDN AND PROPOSAL OF PDN RESONANCE SUPPRESSION METHODS | 37 |
| <i>Jonghyun Cho, Youngwoo Kim, Joungho Kim, Venky Sundaram, Rao Tummala</i> | |
| GLASS INTERPOSER WITH HIGH-DENSITY THREEDIMENSIONAL STRUCTURED TGV FOR 3D SYSTEM INTEGRATION | 42 |
| <i>Osamu Nukaga, Tatsuya Shioiri, Satoshi Yamamoto, Tatsuo Suemasu</i> | |
| HIGH DENSITY AND RELIABLE PACKAGING TECHNOLOGY WITH NON CONDUCTIVE FILM FOR 3D/TSV | 46 |
| <i>Kentaro Mori, Yoshihiro Ono, Shinji Watanabe, Toshikazu Ishikawa, Michiaki Sugiyama, Satoshi Imasu, Toshihiko Ochiai, Ryo Mori, Tsuyoshi Kida, Tomoaki Hashimoto, Hideki Tanaka</i> | |
| QUALITY IN 3D ASSEMBLY - IS "KNOWN GOOD DIE" GOOD ENOUGH? | 52 |
| <i>James Quinn, Barbara Loferer</i> | |
| A 3D PROCESS DESIGN KIT GENERATOR BASED ON CUSTOMIZABLE 3D LAYOUT DESIGN ENVIRONMENT | 57 |
| <i>G. Cibrario, D. Henry, C. Chantre, R. Cuchet, A. Berthelot, K. Azizi-Mourier, M. Gary, F. Gays</i> | |
| SILICON ETCH WITH INTEGRATED METROLOGY FOR THROUGH SILICON VIA (TSV) REVEAL | 62 |
| <i>Laura B. Mauer, John Taddei, Elena Lawrence, Ramey Youssef, Stephen P. Olson</i> | |
| HIGH-SPEED AND LOW-POWER 2.5D I/O CIRCUITS FOR MEMORY-LOGIC-INTEGRATION BY THROUGH-SILICON INTERPOSER | 66 |
| <i>Jiacheng Wang, Shunli Mayz, Sai Manoj, Mingbin Yu, Roshan Weerasekera, Hao Yu</i> | |
| EYE-DIAGRAM SIMULATION AND ANALYSIS OF A HIGH-SPEED TSV-BASED CHANNEL | 70 |
| <i>Heegon Kim, Jonghyun Cho, Jonghoon J. Kim, Daniel H. Jung, Sumin Choi, Joungho Kim, Junho Lee, Kunwoo Park</i> | |
| NON-CONTACT WAFER-LEVEL TSV CONNECTIVITY TEST METHODOLOGY USING MAGNETIC COUPLING | 77 |
| <i>Jonghoon J. Kim, Heegon Kim, Sukjin Kim, Bumhee Bae, Daniel H. Jung, Sunkyu Kong, Joungho Kim, Junho Lee, Kunwoo Park</i> | |
| THERMAL DESIGN GUIDELINE AND NEW COOLING SOLUTION FOR A THREE-DIMENSIONAL (3D) CHIP STACK | 81 |
| <i>Keiji Matsumoto, Soichiro Ibaraki, Kuniaki Sueoka, Katsuyuki Sakuma, Hidekazu Kikuchi, Yasumitsu Orii, Fumiaki Yamada, Junichi Takamatsu</i> | |
| COST-EFFECTIVE TEMPORARY BONDING AND DEBONDING MATERIAL SOLUTION TOWARDS HIGH-VOLUME MANUFACTURING 2.5D/3D THROUGH-SILICON VIA INTEGRATED CIRCUITS | 89 |
| <i>Yann Civale, Herman Meynen, Ranjith S. E. John, Peng-Fei Fu, Stefan Krausse, Thomas Rapps, Stefan Lutter</i> | |

| | |
|---|-----|
| RF CHARACTERIZATION OF SUBSTRATE COUPLING BETWEEN TSV AND MOS TRANSISTORS IN 3D INTEGRATED CIRCUITS | 94 |
| <i>M. Brocard, C. Bermond, T. Lacrevez, A. Farcy, P. Le Maître, P. Scheer, P. Leduc, S. Cheramy, B. Flechet</i> | |
| THERMO-MECHANICAL STUDY OF A 2.5D PASSIVE SILICON INTERPOSER TECHNOLOGY: EXPERIMENTAL, NUMERICAL AND IN-SITU STRESS SENSORS DEVELOPMENTS | 101 |
| <i>Benjamin Vianne, Pierre Bar, Vincent Fiori, Sebastien Petitdidier, Norbert Chevrier, Sebastien Gallois-Garreignot, Alexis Farcy, Pascal Chausse, Stephanie Escoubas, Nicolas Hotellier, Olivier Thomas</i> | |
| ACTIVE PIXEL SENSORS WITH ENHANCED PIXEL-LEVEL ANALOG AND DIGITAL FUNCTIONALITIES IN A 2-TIER 3D CMOS TECHNOLOGY | 108 |
| <i>Valerio Re, Massimo Manghisoni, Gianluca Traversi, Luigi Gaioni, Alessia Manazza</i> | |
| IMPLEMENTING WIRELESS COMMUNICATION LINKS IN 3-D ICS UTILIZING WIDE-BAND ON-CHIP MEANDERING MICROBUMP ANTENNA | 115 |
| <i>Julia Hsin-Lin Lu, Wing-Fai Loke, Dimitrios Peroulis, Byunghoo Jung</i> | |
| CHALLENGES OF CU CMP OF TSVS AND RDLs FABRICATED FROM THE BACKSIDE OF A THIN WAFER | 120 |
| <i>Jui-Chin Chen, John H. Lau, Tzu-Chien Hsu, Chien-Chou Chen, Pei-Jer Tzeng, Po-Chih Chang, Chun-Hsien Chien, Yiu-Hsiang Chang, Shang-Chun Chen, Yu-Chen Hsin, Sue-Chen Liao, Cha-Hsin Lin, Tzu-Kun Ku, Ming-Jer Kao</i> | |
| IMPACT OF 3-D INTEGRATION PROCESS ON MEMORY RETENTION CHARACTERISTICS IN THINNED DRAM CHIP FOR 3-D MEMORY | 125 |
| <i>K-W Lee, S. Tanikawa, M. Murugesan, H. Naganuma, J-C Bea, T. Fukushima, T. Tanaka</i> | |
| IMPROVING 3D-FLOORPLANNING USING SMART SELECTION OPERATIONS IN META-HEURISTIC OPTIMIZATION | 129 |
| <i>Artur Quiring, Markus Olbrich, Erich Barke</i> | |
| HIGHLY EFFICIENT TSV REPAIR TECHNOLOGY FOR RESILIENT 3-D STACKED MULTICORE PROCESSOR SYSTEM | 135 |
| <i>H. Hashimoto, T. Fukushima, K. W. Lee, M. Koyanagi, T. Tanaka</i> | |
| FAULTY TSVS IDENTIFICATION AND RECOVERY IN 3D STACKED ICS DURING PRE-BOND TESTING | 140 |
| <i>Surajit Kumar Roy, Sobitri Chatterjee, Chandan Giri, Hafizur Rahaman</i> | |
| DEVICE PHYSICS AWARE 3D ELECTROMAGNETIC SIMULATION OF THROUGH-SILICON-VIAS IN SYSTEM MODELING | 146 |
| <i>D. Gope, S. Chatterjee, D. De Araujo, S. Chakraborty, J. Pingenot, R. Camposano</i> | |
| RECENT PROGRESS IN THIN WAFER PROCESSING | 151 |
| <i>Thomas Uhrmann, Thorsten Matthias, Markus Wimplinger, Jürgen Burggraf, Daniel Burgstaller, Harald Wiesbauer, Paul Lindner</i> | |
| DESIGNING A 3D TREE-BASED FPGA: OPTIMIZATION OF BUTTERFLY PROGRAMMABLE INTERCONNECT TOPOLOGY USING 3D TECHNOLOGY | 159 |
| <i>Vinod Pangracious, Habib Mehrez</i> | |
| INTEGRATION OF INTRA CHIP STACK FLUIDIC COOLING USING THIN-LAYER SOLDER BONDING | 167 |
| <i>Yassir Madhour, Michael Zervas, Gerd Schlottig, Thomas Brunschwiler, Yusuf Leblebici, John Richard Thome, Bruno Michel</i> | |
| WHICH INTERCONNECTS FOR WHICH 3D APPLICATIONS? STATUS AND PERSPECTIVES | 175 |
| <i>Y. Lamy, J. P. Colonna, G. Simon, P. Leduc, S. Cheramy, C. Laviron</i> | |
| A COMPACT 3D SILICON INTERPOSER PACKAGE WITH INTEGRATED ANTENNA FOR 60GHZ WIRELESS APPLICATIONS | 181 |
| <i>Y. Lamy, L. Dussopt, O. El Bouayadi, C. Ferrandon, A. Siligaris, C. Dehos, P. Vincent</i> | |
| 3D CACHE HIERARCHY OPTIMIZATION | 187 |
| <i>Leonid Yavits, Amir Morad, Ran Ginosar</i> | |
| A HIGH-PERFORMANCE MULTI-PORTED L2 MEMORY IP FOR SCALABLE THREE-DIMENSIONAL INTEGRATION | 192 |
| <i>Erfan Azarkhish, Igor Loi, Luca Benini</i> | |
| A 3D-STACKED LOGIC-IN-MEMORY ACCELERATOR FOR APPLICATION-SPECIFIC DATA INTENSIVE COMPUTING | 200 |
| <i>Qiuling Zhu, Berkin Akin, H. Ekin Sumbul, Fazle Sadi, James C. Hoe, Larry Pileggi, Franz Franchetti</i> | |
| LAYOUT DEPENDENT SYNTHESIS FOR MANUFACTURING COSTS OPTIMIZED 3D INTEGRATED SYSTEMS | 207 |
| <i>Andy Heinig</i> | |
| DETAILED ELECTRICAL AND RELIABILITY STUDY OF TAPERED TSVs | 213 |
| <i>Tiantao Lu, Ankur Srivastava</i> | |

| | |
|---|-----|
| USING 3D-COSTAR FOR 2.5D TEST COST OPTIMIZATION | 220 |
| <i>Mottaqiallah Taouil, Said Hamdioui, Erik Jan Marinissen, Sudipta Bhawmik</i> | |
| DESIGN OF 60 GHZ CONTACTLESS PROBE SYSTEM FOR RDL IN PASSIVE SILICON INTERPOSER | 228 |
| <i>Edward J. Suh, Paul D. Franzon</i> | |
| HIGH PERFORMANCE 3D STACKED DRAM PROCESSOR ARCHITECTURES WITH MICRO-FLUIDIC COOLING | 233 |
| <i>Caleb Serafy, Bing Shi, Ankur Srivastava, Donald Yeung</i> | |
| TEST-TSV ESTIMATION DURING 3D-IC PARTITIONING | 241 |
| <i>Shreepad Panth, Kambiz Samadi, Sung Kyu Lim</i> | |
| A STUDY ON WAFER LEVEL TSV BUILD-UP INTEGRATION METHOD | 248 |
| <i>Jae Hak Lee, Hyoung Joon Kim, Jun-Yeob Song, Chang Woo Lee, Tae Ho Ha</i> | |
| HIGH RELIABILITY INSERT-BUMP BONDING PROCESS FOR 3D INTEGRATION | 252 |
| <i>Jun-Yeob Song, Jae Hak Lee, Hyoung Joon Kim, Chang Woo Lee, Tae Ho Ha</i> | |
| PHASE DETECTION BASED DATA PREFETCHING FOR UTILIZING MEMORY BANDWIDTH OF 3D INTEGRATED CIRCUITS | 256 |
| <i>Hong-Yeol Lim, Min-Kwan Kee, Gi-Ho Park</i> | |
| TSV CAPACITANCE AWARE 3-D FLOORPLANNING | 261 |
| <i>Mohammad A. Ahmed, M. Chrzanowska-Jeske</i> | |
| VERY LOW-VOLTAGE SWING WHILE HIGH-BANDWIDTH DATA TRANSMISSION THROUGH 4096 BIT TSVS | 267 |
| <i>Satoshi Takaya, Makoto Nagata, Hiroaki Ikeda</i> | |
| 3D MEMORY CHIP STACKING BY MULTI-LAYER SELF-ASSEMBLY TECHNOLOGY | 271 |
| <i>T. Fukushima, J. Bea, M. Murugesan, H.-Y. Son, M.-S. Suh, K.-Y. Byun, N.-S. Kim</i> | |
| CONTACT TESTING OF COPPER MICRO-PILLARS WITH VERY LOW DAMAGE FOR 3D IC ASSEMBLY | 275 |
| <i>Onnik Yaglioglu, Ben Eldridge</i> | |
| THERMAL CORRELATION BETWEEN MEASUREMENTS AND FEM SIMULATIONS IN 3D ICS | 279 |
| <i>P. M. Souare, F. De Crecy, V. Fiori, H. Ben Jamaa, A. Farcy, S. Gallois-Garreignot, A. Borbely, J.-P. Colonna, P. Coudrain, B. Giraud, C. Laviron, S. Cheramy</i> | |
| A BLOCK-PARALLEL ADC WITH DIGITAL NOISE CANCELLING FOR 3-D STACKED CMOS IMAGE SENSOR | 285 |
| <i>K. Kiyoyama, Y. Sato, H. Hashimoto, K-W Lee, T. Fukushima, T. Tanaka, M. Koyanagi</i> | |
| EFFECT OF CVD MN OXIDE LAYER AS CU DIFFUSION BARRIER FOR TSV | 289 |
| <i>M. Murugesan, J. C. Bea, K. W. Lee, T. Fukushima, T. Tanaka, M. Koyanagi, Y. Sutou, H. Wang, J. Koike</i> | |
| A SCALABLE MULTI-DIMENSIONAL NOC SIMULATION MODEL FOR DIVERSE SPATIO-TEMPORAL TRAFFIC PATTERNS | 293 |
| <i>Awet Yemane Weldezion, Matt Grangey, Dinesh Pamunuwaz, Axel Jantsch, Hannu Tenhunen</i> | |
| THERMO-MECHANICAL EVALUATION OF 3D PACKAGES | 298 |
| <i>Sayuri Kohara, Akihiro Horibe, Kuniaki Sueoka, Keiji Matsumoto, Fumiaki Yamada, Hiroyuki Mori</i> | |
| SI INTERPOSER BUILD-UP OPTIONS AND IMPACT ON 3D SYSTEM COST | 302 |
| <i>Dimitrios Velenis, Mikael Detalle, Erik Jan Marinissen, Eric Beyne</i> | |
| THE DEPENDENCY OF TSV KEEP-OUT ZONE (KOZ) ON SI CRYSTAL DIRECTION AND LINER MATERIAL | 307 |
| <i>J. Zhang, L. Zhang, Y. Dong, H. Y. Li, C. M. Tan, G. Xia, C. S. Tan</i> | |
| INTEGRATION OF CNT IN TSV (<5 μm) FOR 3D IC APPLICATION AND ITS PROCESS CHALLENGES | 312 |
| <i>K. Ghosh, C. C. Yap, B. K. Tay, C. S. Tan</i> | |
| YIELD ANALYSIS OF A NOVEL WAFER MANIPULATION METHOD IN 3D STACKING | 316 |
| <i>Bei Zhang, Baohu Li, Vishwani D. Agrawal</i> | |
| FRONT TO BACKSIDE ALIGNMENT FOR TSV BASED 3D INTEGRATION | 324 |
| <i>Frank Windrich, Andreas Schenke</i> | |
| CHARACTERIZATION AND OPTIMIZATION OF A TSV CMP REVEAL PROCESS USING A NOVEL WAFER INSPECTION TECHNIQUE FOR DETECTING SUB-MONOLAYER SURFACE CONTAMINATION | 330 |
| <i>Jason Chew, Uday Mahajan, Rajeev Bajaj, Iad Mirshad, Robert Newcomb</i> | |
| 3D-IC DYNAMIC THERMAL ANALYSIS WITH HIERARCHIAL AND CONFIGURABLE CHIP THERMAL MODEL | 336 |
| <i>Stephen H. Pan, Norman Chang, Tadaaki Hitomi</i> | |

| | |
|---|-----|
| THERMAL ANALYSIS AND MODELING OF 3D INTEGRATED CIRCUITS FOR TEST SCHEDULING | 344 |
| <i>Indira Rawat, M. K. Gupta, Virendra Singh</i> | |
| DEDICATED MEMS-BASED TEST STRUCTURE FOR 3D SIP INTERCONNECTS RELIABILITY INVESTIGATION | 349 |
| <i>Tomasz Bieniek, Grzegorz Janczyk, Rafał Dobrowolski, Dariusz Szmigiel, Magdalena Ekwinska, Piotr Grabiec, Janus Pawel, Jerzy Zajac</i> | |
| FAULT ISOLATION OF SHORT DEFECT IN THROUGH SILICON VIA (TSV) BASED 3D-IC | 355 |
| <i>Daniel H. Jung, Jonghyun Cho, Heegon Kim, Hyun-Cheol Bae, Kwang-Seong Choi, Jonghoon J. Kim, Hongseok Kim, Joungho Kim</i> | |
| VERTICALLY INTEGRATED PROCESSOR AND MEMORY MODULE DESIGN FOR VECTOR SUPERCOMPUTERS | 359 |
| <i>Ryusuke Egawa, Masayuki Sato, Jubee Tada, Hiroaki Kobayashi</i> | |
| EVALUATION OF 3DICS AND FABRICATION OF MONOLITHIC INTERLAYER VIAS | 365 |
| <i>William Wahby, Ashish Dembla, Muhannad Bakir</i> | |
| SYSTEM-LEVEL THERMAL MODELING FOR 3D CIRCUITS: CHARACTERIZATION WITH A 65NM MEMORY-ON-LOGIC CIRCUIT | 371 |
| <i>Cristiano Santos, Pascal Vivet, Denis Dutoit, Philippe Garrault, Nicolas Peltier, Ricardo Reis</i> | |
| PERFORMANCE AND PROCESS CHARACTERISTIC OF GLASS INTERPOSER WITH THROUGH-GLASS-VIA(TGV) | 377 |
| <i>Chun-Hsien Chien, Hsun Yu, Ching-Kuan Lee, Yu-Min Lin, Ren-Shin Cheng, Chau-Jie Zhan, Peng-Shu Chen, Chang-Chih Liu, Chao-Kai Hsu, Hsiang-Hung Chang, Huan-Chun Fu, Yuan-Chang Lee, Wen-Wei Shen</i> | |
| WAFER THINNING FOR 3D INTEGRATION | 384 |
| <i>Ricardo I. Fuentes</i> | |
| THE DEVELOPMENT AND EVALUATION OF RF TSV FOR 3D IPD APPLICATIONS | 389 |
| <i>Thorbjorn Ebefors, Jessica Fredlund, Daniel Perttu, Raymond Van Dijk, Lorenzo Cifola, Mikko Kaunisto, Pekka Rantakari</i> | |
| DEVELOPMENT OF VIA-LAST 3D INTEGRATION TECHNOLOGIES USING A NEW TEMPORARY ADHESIVE SYSTEM | 397 |
| <i>T. Fukushima, J. Bea, M. Murugesan, K.-W. Lee, M. Koyanagi</i> | |
| TECHNIQUES FOR ASSIGNING INTER-TIER SIGNALS TO BONDPOINTS IN A FACE-TO-FACE BONDED 3DIC | 401 |
| <i>Gopi Neela, Jeffrey Draper</i> | |
| THERMAL AWARE GRAPHENE BASED THROUGH SILICON VIA DESIGN FOR 3D IC | 407 |
| <i>Nahid M Hossain, Munem Hossain, Abdul Hamid Bin Yousuf, Masud H Chowdhury</i> | |
| PULSED LASER ANNEALING: A SCALABLE AND PRACTICAL TECHNOLOGY FOR MONOLITHIC 3D IC | 411 |
| <i>Bipin Rajendran, Albert K. Henning, Brian Cronquist, Zvi Or-Bach</i> | |
| HIGH DENSITY INTERCONNECT BONDING OF HETEROGENEOUS MATERIALS USING NON-COLLAPSIBLE MICROBUMPS AT 10 μM PITCH | 416 |
| <i>Matthew R. Lueck, Chris W. Gregory, Dean Malta, Alan Huffman, John M. Lannon, Dorota S. Temple</i> | |
| NEW OPTICAL THREE DIMENSIONAL STRUCTURE MEASUREMENT METHOD OF CONE SHAPE MICRO BUMPS USED FOR 3D LSI CHIP STACKING | 421 |
| <i>Masahiro Aoyagi, Naoya Watanabe, Motohiro Suzuki, Katsuya Kikuchi, Shunsuke Nemoto, Noriaki Arima, Misaki Ishizuka, Koji Suzuki, Toshio Shiomi</i> | |
| A NOVEL CIRCUIT MODEL FOR MULTIPLE THROUGH SILICON VIAS (TSVS) IN 3D IC | 426 |
| <i>Yang Yi, Yaping Zhou</i> | |
| DESIGN OF A 3-D STACKED FLOATING-POINT ADDER | 430 |
| <i>Jubee Tada, Ryusuke Egawa, Hiroaki Kobayashi</i> | |
| ANALYSIS OF GLASS INTERPOSER PDN AND PROPOSAL OF PDN RESONANCE SUPPRESSION METHODS | 434 |
| <i>Jonghyun Cho, Youngwoo Kim, Joungho Kim, Venky Sundaram, Rao Tummala</i> | |
| HIGHLY CONFORMAL AND ADHESIVE ELECTROLESS BARRIER AND CU SEED FORMATION USING NANOPARTICLE CATALYST FOR REALIZING A HIGH ASPECT RATIO CU-FILLED TSV | 439 |
| <i>S. Nishizawa, R. Arima, T. Shimizu, S. Shingubara, F. Inoue</i> | |
| OPTIMAL STACKING OF SOCS IN A 3D-SIC FOR POST-BOND TESTING | 443 |
| <i>Manjari Pradhan, Chandan Giri, Hafizur Rahaman, Debesh K. Das</i> | |
| WAFER LEVEL ENCAPSULATED MATERIALS EVALUATION FOR CHIP ON WAFER (COW) APPROACH IN 2.5D SI INTERPOSER INTEGRATION | 448 |
| <i>S. Joblot, A. Farcy, N. Hotellier, A. Jouve, F. De Crecy, A. Garnier, M. Argoud, C. Ferrandon, J. P. Colonna, R. Franiatte, C. Laviron</i> | |

| | |
|--|-----|
| FACE-TO-FACE BUS DESIGN WITH BUILT-IN SELF-TEST IN 3D ICS | 455 |
| <i>Zhenqian Zhang, Brandon Noia, Krishnendu Chakrabarty, Paul Franzon</i> | |
| 3D X-RAY MICROSCOPY: A NEAR-SEM NON-DESTRUCTIVE IMAGING TECHNOLOGY USED IN THE DEVELOPMENT OF 3D IC PACKAGING | 462 |
| <i>Yuri Sylvester, Luke Hunter, Bruce Johnson, Raleigh Estrada</i> | |
| DESIGN OF CONTROLLER FOR L2 CACHE MAPPED IN TEZZARON STACKED DRAM | 469 |
| <i>Nyunyi M. Tshibangu, Paul D. Franzon, Eric Rotenberg, William R. Davis</i> | |
| WITHIN-TIER COOLING AND THERMAL ISOLATION TECHNOLOGIES FOR HETEROGENEOUS 3D ICS | 473 |
| <i>Yue Zhang, Hanju Oh, Muhannad S. Bakir</i> | |
| TSV-BASED, MODULAR AND COLLISION DETECTABLE FACETO- BACK SHARED BUS DESIGN | 479 |
| <i>Zhenqian Zhang, Paul Franzon</i> | |
| FIG. 1. TWO STEPS WAFER THINNING PROCESS INCLUDING BACK GRIND (BG) AND STRESS RELIEF INFLUENCE OF WAFER THINNING PROCESS ON BACKSIDE DAMAGE IN 3D INTEGRATION | 484 |
| <i>T. Nakamura, Y. Mizushima, H. Kitada, Y. S. Kim, N. Maeda, S. Kodama, R. Sugie, H. Hashimoto, A. Kawai, K. Arai, A. Uedono, T. Ohba</i> | |
| INVESTIGATION OF OPTIMIZED HIGH-DENSITY FLIP-CHIP INTERCONNECT DESIGN INCLUDING MICRO AU BUMPS FOR 3-D STACKED LSI PACKAGING | 490 |
| <i>Katsuya Kikuchi, Fumiki Kato, Shunsuke Nemoto, Hiroshi Nakagawa, Masahiro Aoyagi, Youtaro Yasu, Kohji Koshiji</i> | |
| THERMAL REQUIREMENTS IN FUTURE 3D PROCESSORS | 494 |
| <i>Paul Franzon, Avi Bar-Cohen</i> | |
| Author Index | |