

2013 IEEE International Electron Devices Meeting

(IEDM 2013)

**Washington, DC, USA
9-11 December 2013**



**IEEE Catalog Number: CFP13IED-POD
ISBN: 978-1-4799-3726-4**

TABLE OF CONTENTS

1.1 Gigahertz Multi-Transistor Graphene Integrated Circuits	1
<i>R. Sordan, A. C. Ferrari</i>	
1.2 Heterogeneous 3D Integration - Technology Enabler Toward Future Super-Chip	8
<i>M. Koyanagi</i>	
1.3 Smart Mobile SoCs Driving the Semiconductor Industry: Technology Trend, Challenges and Opportunities	16
<i>G. Yeap</i>	
2.1 InGaAs MOSFETs for CMOS: Recent Advances in Process Technology (Invited)	24
<i>J. A. del Alamo, D. Antoniadis, A. Guo, D.-H. Kim, T.W. Kim, J. Lin, W. Lu, A. Vardi, X. Zhao</i>	
2.2 High Electron Mobility Triangular InGaAs-OI nMOSFETs with (111)B Side Surfaces Formed by MOVPE Growth on Narrow Fin Structures	28
<i>T. Irisawa, M. Oda, K. Ikeda, Y. Moriyama, E. Mieda, W. Jevasuwan, T. Maeda, O. Ichikawa, T. Osada, M. Hata, Y. Miyamoto, T. Tezuka</i>	
2.3 Reconsideration of Electron Mobility in Ge n-MOSFETs from Ge Substrate Side - Atomically Flat Surface Formation, Layer-by-Layer Oxidation, and Dissolved Oxygen Extraction	32
<i>C. H. Lee, T. Nishimura, T. Tabata, C. Lu, W. F. Zhang, K. Nagashio, A. Toriumi</i>	
2.4 Low Dit High-k/In_{0.53}Ga_{0.47}As Gate Stack, with CET down to 0.73 nm and Thermally Stable Silicide Contact by Suppression of Interfacial Reaction	36
<i>D. Hassan Zadeh, H. Oomine, K. Kakushima, Y. Kataoka, A. Nishiyama, N. Sugii, H. Wakabayashi, K. Tsutsui, K. Natori, H. Iwai</i>	
2.5 Oxygen Potential Engineering of Interfacial Layer for Deep Sub-nm EOT High-k Gate Stacks on Ge	40
<i>C. H. Lee, C. Lu, T. Tabata, W. F. Zhang, T. Nishimura, K. Nagashio, A. Toriumi</i>	
2.6 VLSI Processed InGaAs on Si MOSFETs with Thermally Stable, Self-Aligned Ni-InGaAs Contacts Achieving: Enhanced Drive Current and Pathway Towards a Unified Contact Module	44
<i>R. T. P. Lee, R. J. W. Hill, W.Y. Loh, R.H. Baek, S. Deora, K. Matthews, C. Huffman, K. Majumdar, T. Michalak, C. Borst, P. Y. Hung, C.H. Chen, J.H. Yum, T.W. Kim, C. Y. Kang, W.E. Wang, D.H. Kim, C. Hobbs, P. D. Kirsch</i>	
2.7 Self-Aligned III-V MOSFETs: Towards a CMOS Compatible and Manufacturable Technology Solution	48
<i>Y. Sun, A. Majumdar, C.W. Cheng, Y.H. Kim, U. Rana, R. M. Martin, R. L. Bruce, K.T. Shiu, Y. Zhu, D. Farmer, M. Hopstaken, E. A. Joseph, J. P. de Souza, M. M. Frank, S.L. Cheng, M. Kobayashi, E. A. Duch, D. K. Sadana, D.G. Park, E. Leobandung</i>	
2.8 Co-Integration of InGaAs n- and SiGe p-MOSFETs into Digital CMOS Circuits Using Hybrid Dual-Channel ETXOI Substrates	52
<i>L. Czornomaz, N. Daix, K. Cheng, D. Caimi, C. Rossel, K. Lister, M. Sousa, J. Fompeyrine</i>	
3.1 Future Prospects of MRAM Technologies (Invited)	56
<i>S. Yuasa, A. Fukushima, K. Yakushiji, T. Nozaki, M. Konoto, H. Maehara, H. Kubota, T. Taniguchi, H. Arai, H. Imamura, K. Ando, Y. Shiota, F. Bonell, Y. Suzuki, N. Shimomura, E. Kitagawa, J. Ito, S. Fujita, K. Abe, K. Nomura, H. Noguchi, H. Yoda</i>	
3.2 Comprehensive Study of CoFeB-MgO Magnetic Tunnel Junction Characteristics with Single- and Double-Interface Scaling down to 1X nm	60
<i>H. Sato, T. Yamamoto, M. Yamanouchi, S. Ikeda, S. Fukami, K. Kinoshita, F. Matsukura, N. Kasai, H. Ohno</i>	
3.3 Highly Manufacturable Multi-Level Perpendicular MTJ with a Single Top-Pinned Layer and Multiple Barrier/Free Layers	64
<i>K. Tsunoda, M. Aoki, H. Noshiro, T. Takenaga, C. Yoshida, Y. Yamazaki, A. Takahashi, Y. Iba, A. Hatada, M. Nakabayashi, T. Sugii</i>	
3.4 Demonstration of Zero-Offset-Field Operation for Top-Pinned MTJ with Synthetic Antiferromagnetic Free Layer	68
<i>C. Yoshida, T. Takenaga, Y. Iba, Y. Yamazaki, H. Uehara, H. Noshiro, K. Tsunoda, A. Hatada, M. Nakabayashi, A. Takahashi, M. Aoki, T. Sugii</i>	
3.5 20-nm Magnetic Domain Wall Motion Memory with Ultralow-Power Operation	72
<i>S. Fukami, M. Yamanouchi, K.-J. Kim, T. Suzuki, N. Sakimura, D. Chiba, S. Ikeda, T. Sugibayashi, N. Kasai, T. Ono, H. Ohno</i>	
3.6 Highly Reliable M1X MLC NAND Flash Memory Cell with Novel Active Air-Gap and p+ Poly Process Integration Technologies	76
<i>J. Seo, K. Han, T. Youn, H.E. Heo, S. Jang, J. Kim, H. Yoo, J. Hwang, C. Yang, H. Lee, B. Kim, E. Choi, K. Noh, B. Lee, B. Lee, H. Chang, S. Park, K. Ahn, S. Lee, J. Kim, S. Lee</i>	

3.7 A Novel Dual-Channel 3D NAND Flash Featuring Both N-Channel and P-Channel NAND Characteristics for Bit-Alterable Flash Memory and a New Opportunity in Sensing the Stored Charge in the WL Space	80
<i>H.T. Lue, P.Y. Du, W.C. Chen, T.H. Yeh, K.P. Chang, Y.H. Hsiao, Y.H. Shih, C.H. Hung, C.Y. Lu</i>	
3.8 Channel-Stacked NAND Flash Memory with Layer Selection by Multi-Level Operation (LSM)	84
<i>W. Kim, J. Y. Seo, Y. Kim, S. H. Park, S. H. Lee, M. H. Baek, J.-H. Lee, B.G. Park</i>	
4.1 Integration of III-V Nanowires on Si: From High-Performance Vertical FET to Steep-Slope Switch (Invited)	88
<i>K. Tomioka, M. Yoshimura, E. Nakai, F. Ishizaka, T. Fukui</i>	
4.2 A New Complementary Hetero-Junction Vertical Tunnel-FET Integration Scheme	92
<i>R. Rooyackers, A. Vandooren, A. S. Verhulst, A. Walke, K. Devriendt, S. Locorotondo, M. Demand, G. Bryce, R. Loo, A. Hikavy, T. Vandeweyer, C. Huyghebaert, N. Collaert, A. Thean</i>	
4.3 Heterojunction TFET Scaling and Resonant-TFET for Steep Subthreshold Slope at Sub-9nm Gate-Length	96
<i>U. E. Avci, I. A. Young</i>	
4.4 Demonstration of Improved Transient Response of Inverters with Steep Slope Strained Si NW TFETs by Reduction of TAT with Pulsed I-V and NW Scaling	100
<i>L. Knoll, Q. T. Zhao, A. Nichau, S. Richter, G. V. Luong, S. Trellenkamp, A. Schäfer, L. Selmi, K. K. Bourdelle, S. Mantl</i>	
4.5 Ferroelectric Negative Capacitance Hetero-Tunnel Field-Effect-Transistors with Internal Voltage Amplification	104
<i>M. H. Lee, J.C. Lin, Y.T. Wei, C.W. Chen, W.H. Tu, H.K. Zhuang, M. Tang</i>	
4.6 Silicon Carbide (SiC) Nanoelectromechanical Switches and Logic Gates with Long Cycles and Robust Performance in Ambient Air and at High Temperature	108
<i>T. He, R. Yang, V. Ranganathan, S. Rajgopal, M. A. Tupta, S. Bhunia, M. Mehregany, P. X.L. Feng</i>	
4.7 Quantum Transport Simulations on the Feasibility of the Bilayer PseudoSpin Field Effect Transistor (BiSFET)	112
<i>X. Mou, L. F. Register, S. K. Banerjee</i>	
5.1 Nano-Device Simulation from an Atomistic View (Invited)	116
<i>N. Mori, G. Mil'nikov, H. Minari, Y. Kamakura, T. Zushi, T. Watanabe, M. Uematsu, K. M. Itoh, S. Uno, H. Tsuchiya</i>	
5.2 Surface Roughness Limited Mobility Modeling in Ultra-Thin SOI and Quantum Well III-V MOSFETs	120
<i>D. Lizzit, D. Esseni, P. Palestri, L. Selmi</i>	
5.3 Comprehensive Layout and Process Optimization Study of Si and III-V Technology for Sub-7nm Node	124
<i>C. Y. Kang, R.H. Baek, T.W. Kim, D. Ko, D.H. Kim, T. Michalak, C. Borst, D. Veklsler, G. Bersuker, R. Hill, C. Hobbs, P. D. Kirsch</i>	
5.4 Design Options for Hetero-Junction Tunnel FETs with High on Current and Steep Sub-Threshold Voltage Slope	128
<i>S. Brocard, M. G. Pala, D. Esseni</i>	
5.5 A Unified Charge-Current Compact Model for Ambipolar Operation in Quasi-Ballistic Graphene Transistors: Experimental Verification and Circuit-Analysis Demonstration	132
<i>S. Rakheja, H. Wang, T. Palacios, I. Meric, K. Shepard, D. Antoniadis</i>	
5.6 Dependence of Intrinsic Performance of Transition Metal Dichalcogenide Transistors on Materials and Number of Layers at the 5 nm Channel-Length Limit	136
<i>V. Mishra, S. Smith, K. Ganapathi, S. Salahuddin</i>	
5.7 Analysis of Dopant Diffusion and Defects in Fin Structure Using an Atomistic Kinetic Monte Carlo Approach	140
<i>T. Noda, A. K. Kambham, C. Vrancken, A. Thean, N. Horiguchi, W. Vandervorst</i>	
6.1 Techniques Towards GaN Power Transistors with Improved High Voltage Dynamic Switching Properties (Invited)	144
<i>J. Würfl, O. Hilt, E. Bahat-Treidel, R. Zhymytska, P. Kotara, F. Brunner, O. Krueger, M. Weyers</i>	
6.2 Total Current Collapse in High-Voltage GaN MIS-HEMTs Induced by Zener Trapping	148
<i>D. Jin, J. Joh, S. Krishnan, N. Tipirneni, S. Pendharkar, J. A. del Alamo</i>	
6.3 Mapping of Interface Traps in High-Performance Al₂O₃/AlGa_n/Ga_n MIS-Heterostructures Using Frequency- and Temperature-Dependent C-V Techniques	152
<i>S. Yang, Z. Tang, K.Y. Wong, Y.-S. Lin, Y. Lu, S. Huang, K. J. Chen</i>	
6.4 Monolithically Integrated 600-V E/D-Mode Si_nx/AlGa_n/Ga_n MIS-HEMTs and Their Applications in Low-Standby-Power Start-Up Circuit for Switched-Mode Power Supplies	156
<i>Z. Tang, Q. Jiang, S. Huang, Y. Lu, S. Yang, C. Liu, X. Tang, S. Liu, B. Li, K. J. Chen</i>	

6.5 Remarkable Advances in SiC Power Device Technology for Ultra High Power Systems (Invited)	160
<i>M. Imaizumi, S. Hasegawa, H. Sumitani, M. Iwasaki, S. Hino, T. Watanabe, K. Hamada, N. Miura, S. Nakata, S. Yamakawa</i>	
6.6 Low V_f and Highly Reliable 16 kV Ultrahigh Voltage SiC Flip-Type n-Channel Implantation and Epitaxial IGBT	164
<i>Y. Yonezawa, T. Mizushima, K. Takenaka, H. Fujisawa, T. Kato, S. Harada, Y. Tanaka, M. Okamoto, M. Sometani, D. Okamoto, N. Kumagai, S. Matsunaga, T. Deguchi, M. Arai, T. Hatakeyama, Y. Makifuchi, T. Araoka, N. Oose, T. Tsutsumi, M. Yoshikawa, K. Tatera, M. Harashima, Y. Sano, E. Morisaki, M. Takei, M. Miyajima, H. Kimura, A. Otsuki, K. Fukuda, H. Okumura, T. Kimoto</i>	
6.7 The Safe Operating Volume as a General Measure for the Operating Limits of LDMOS Transistors	168
<i>A. Ferrara, P. G. Steeneken, A. Heringa, B. K. Boksteen, M. Swanenberg, A. J. Scholten, L. van Dijk, J. Schmitz, R. J. E. Hueting</i>	
7.1 Revisiting the Silicon-Lattice in the High-Density 3D-LSIS - In the Perspective of Device Reliability (Invited)	172
<i>M. Murugesan, T. Fukushima, J. C. Bea, K. W. Lee, T. Tanaka, M. Koyanagi</i>	
7.2 Characterization and Reliability of 3D LSI and SiP (Invited)	176
<i>K.W. Lee, M. Murugesan, J. Bea, T. Fukushima, T. Tanaka, M. Koyanagi</i>	
7.3 Innovative ESD Protections for UTBB FD-SOI Technology	180
<i>Y. Solaro, P. Fonteneau, C.-A. Legrand, D. Marin-Cudraz, J. Passieux, P. Guyader, L.-R. Clement, C. Fenouillet-Beranger, P. Ferrari, S. Cristoloveanu</i>	
7.4 Comparison of Self-Heating Effect (SHE) in Short-Channel Bulk and Ultra-Thin BOX SOI MOSFETs: Impacts of Doped Well, Ambient Temperature, and SOI/BOX Thicknesses on SHE	184
<i>T. Takahashi, T. Matsuki, T. Shinada, Y. Inoue, K. Uchida</i>	
7.5 Impact of Nanowire Variability on Performance and Reliability of Gate-All-Around III-V MOSFETs	188
<i>S. H. Shin, M. Masduzzaman, J. J. Gu, M. A. Wahab, N. Conrad, M. Si, P. D. Ye, M. A. Alam</i>	
7.6 High Field Transport Characterization in Nano MOSFETs Using 10GHz Capacitance Measurements	192
<i>C. Diouf, A. Cros, D. Gloria, J. Rosa, M. Buczko, G. Ghibaud</i>	
8.1 Development of the Ion Torrent CMOS Chip for DNA Sequencing (Invited)	196
<i>J. Bustillo, K. Fife, B. Merriman, J. Rothberg</i>	
8.2 3-D Biomimetic Hair Sensors and Actuators (Invited)	200
<i>K. Najafi</i>	
8.3 Digital Approaches in Electronic Biochips (Invited)	204
<i>C. Guiducci, E. Accastelli, F. M. Spiga</i>	
8.4 CMOS Biosensor Devices and Applications (Invited)	208
<i>M. A. Reed</i>	
8.5 Ultraflexible Organic Devices for Biomedical Applications (Invited)	212
<i>T. Someya, T. Seikitani, M. Kaltenbrunner, T. Yokota, H. Fuketa, M. Takamiya, T. Sakurai</i>	
8.6 Implantable Neural Probes for Chronic Electrical Recording and Optical Stimulation (Invited)	216
<i>F. Wu, E. Stark, M. Im, I.J. Cho, L. Tien, F. Chen, E.S. Yoon, G. Buzsaki, D. Kaplan, J. Berke, K. D. Wise, E. Yoon</i>	
8.7 Labs-on-a-Chip and Nanosensors for Medical Applications and Life Sciences (Invited)	220
<i>E. T. Carlen, A. van den Berg</i>	
9.1 A 16nm FinFET CMOS Technology for Mobile SoC and Computing Applications	224
<i>S. Wu, C. Lin, M.C. Chiang, J. J. Liaw, J. Y. Cheng, S.H. Yang, M. Liang, T. Miyashita, C. Tsai, B. Hsu, H. Chen, T. Yamamoto, S. Chang, V. Chang, C.H. Chang, J. Chen, H. Chen, K. C. Ting, Y. Wu, K. Pan, R.F. Tsui, C.H. Yao, P.R. Chang, H.M. Lien, T.L. Lee, H.M. Lee, W. Chang, T. Chang, R. Chen, M. Yeh, C.C. Chen, Y.H. Chiu, Y.H. Chen, H.C. Huang, Y.C. Lu, C.W. Chang, M. Tsai, C.C. Liu, K.S. Chen, C.C. Kuo, H.T. Lin, S.M. Jang, Y. Ku</i>	
9.2 High Performance UTBB FDSOI Devices Featuring 20nm Gate Length for 14nm Node and Beyond	228
<i>Q. Liu, M. Vinet, J. Gimbert, N. Loubet, R. Wacquez, L. Grenouillet, Y. Le Tiec, A. Khakifirooz, T. Nagumo, K. Cheng, H. Kothari, D. Chanemougame, F. Chafik, S. Guillaumet, J. Kuss, F. Allibert, G. Tsutsui, J. Li, P. Morin, S. Mehta, R. Johnson, L.F. Edge, S. Ponoth, T. Levin, S. Kanakasabathy, B. Haran, H. Bu, J.L. Bataillon, O. Weber, O. Faynot, E. Josse, M. Haond, W. Kleemeier, M. Khare, T. Skotnicki, S. Luning, B. Doris, M. Celik, R. Sampson</i>	
9.3 Monolithic 3D Chip Integrated with 500ns NVM, 3ps Logic Circuits and SRAM	232
<i>C.H. Shen, J.M. Shieh, T.T. Wu, W.H. Huang, C.C. Yang, C.J. Wan, C.D. Lin, H.H. Wang, B.Y. Chen, G.W. Huang, Y.C. Lien, S. Wong, C. Wang, Y.C. Lai, C.F. Chen, M.F. Chang, C. Hu, F.L. Yang</i>	
9.4 2nd Generation Dual-Channel Optimization with cSiGe for 22nm HP Technology and Beyond	236
<i>C. Ortoland, D. Jaeger, T. J. Mcardle, C. Dewan, R. R. Robison, K. Zhao, J. Cai, P. Chang, Y. Liu, V. Varadarajan, G. Wang, A. I. Chou, D. P. Ioannou, P. Oldiges, P. Agnello, S. Narasimha, V. Narayanan, G. Freeman</i>	

9.5 Retention Time Optimization for eDRAM in 22nm Tri-Gate CMOS Technology	240
<i>Y. Wang, U. Arslan, N. Bisnik, R. Brain, S. Ghosh, F. Hamzaoglu, N. Lindert, M. Meterelliyoç, J. Park, S. Tomishima, K. Zhang</i>	
9.6 Embedded FLOTOX Flash on Ultra-Low Power 55nm Logic DDC Platform	244
<i>M. Hori, K. Fujita, M. Yasuda, K. Ookoshi, M. Tsutsumi, H. Ogawa, M. Takahashi, T. Ema</i>	
9.7 Innovations in Special Constructs for Standard Cell Libraries in Sub 28nm Technologies (Invited)	248
<i>M. Rashed, N. Jain, J. Kim, M. Tarabbia, I. Rahim, S. Ahmed, J. Kim, I. Lin, S. Chan, H. Yoshida, S. Beasor, L. Yuan, J. Kye, J. Chee, A. Mittal, D. Doman, S. Johnson, U. Schroeder, N. Cave, T. Tang, J. Stephen, R. Augur, S. Kengeri, S. Venkatesan</i>	
10.1 Improvement of Data Retention in HfO₂ / Hf 1T1R RRAM Cell under Low Operating Current	252
<i>Y. Y. Chen, M. Komura, R. Degraeve, B. Govoreanu, L. Goux, A. Fantini, N. Raghavan, S. Clima, L. Zhang, A. Belmonte, A. Redolfi, G. S. Kar, G. Groeseneken, D. J. Wouters, M. Jurczak</i>	
10.2 Vacancy-Modulated Conductive Oxide Resistive RAM (VMCO-RRAM): An Area-Scalable Switching Current, Self-Compliant, Highly Nonlinear and Wide On/Off-Window Resistive Switching Cell	256
<i>B. Govoreanu, A. Redolfi, L. Zhang, C. Adelman, M. Popovici, S. Clima, H. Hody, V. Paraschiv, I. P. Radu, A. Franquet, J.-C. Liu, J. Swerts, O. Richard, H. Bender, L. Altimime, M. Jurczak</i>	
10.3 Ultra High Density 3D via RRAM in Pure 28nm CMOS Process	260
<i>M.C. Hsieh, Y.C. Liao, Y.W. Chin, C.H. Lien, T.S. Chang, Y.D. Chih, S. Natarajan, M.J. Tsai, Y.C. King, C. J. Lin</i>	
10.4 3D Vertical TaO_x/TiO₂ RRAM with over 10³ Self-Rectifying Ratio and Sub-μA Operating Current	264
<i>C.W. Hsu, C.C. Wan, IT. Wang, M.C. Chen, C.L. Lo, Y.J. Lee, W.Y. Jang, C.-H. Lin, T.H. Hou</i>	
10.5 Nanoscale (~10nm) 3D Vertical ReRAM and NbO₂ Threshold Selector with TiN Electrode	268
<i>E. Cha, J. Woo, D. Lee, S. Lee, J. Song, Y. Koo, J. H. Lee, C.G. Park, M. Y. Yang, K. Kamiya, K. Shiraishi, B. Magyari-Köpe, Y. Nishi, H. Hwang</i>	
10.6 Selector-Less ReRAM with an Excellent Non-Linearity and Reliability by the Band-Gap Engineered Multi-Layer Titanium Oxide and Triangular Shaped AC Pulse	272
<i>S. Lee, D. Lee, J. Woo, E. Cha, J. Song, J. Park, H. Hwang</i>	
10.7 BEOL Compatible (300°C) TiN/TiO_x/Ta/TiN 3D Nanoscale (~10nm) IMT Selector	276
<i>D. Lee, J. Park, S. Park, J. Woo, K. Moon, E. Cha, S. Lee, J. Song, Y. Koo, H. Hwang</i>	
10.8 Ferroelectric Hafnium Oxide: A CMOS-Compatible and Highly Scalable Approach to Future Ferroelectric Memories (Invited)	280
<i>J. Muller, T.S. Boscke, S. Muller, E. Yurchuk, P. Polakowski, J. Paul, D. Martin, T. Schenk, K. Khullar, A. Kersch, W. Weinreich, S. Riedel, K. Seidel, A. Kumar, T.M. Arruda, S.V. Kalinin, T. Schlosser, R. Boschke, R. Van Bentum, U. Schroder, T. Mikolajick</i>	
11.1 A Flexible Ultra-Thin-Body SOI Single-Photon Avalanche Diode	284
<i>P. Sun, B. Mimoun, E. Charbon, R. Ishihara</i>	
11.2 Film Profile Engineering (FPE): A New Concept for Manufacturing of Short-Channel Metal Oxide TFTs	288
<i>R.J. Lyu, H.C. Lin, M.H. Wu, B.S. Shie, H.T. Hung, T.Y. Huang</i>	
11.3 Integrated UHF a-IGZO Energy Harvester for Passive RFID Tags	292
<i>A. Chasin, V. Volskiy, M. Libois, M. Ameys, M. Nag, M. Rockele, K. Myny, S. Steudel, S. Schols, G. A. E. Vandebosch, W. de Raedt, J. Genoe, G. Gielen, P. Heremans</i>	
11.4 Mechanically Flexible Vertically Integrated a-IGZO Thin-Film Transistors with 500 nm Channel Length Fabricated on Free Standing Plastic Foil	296
<i>L. Petti, P. Aguirre, N. Münzenrieder, G. A. Salvatore, C. Zysset, A. Frutiger, L. Büthe, C. Vogt, G. Tröster</i>	
11.5 High Electron Mobility (>16 cm²/Vsec) FETs with High On/Off Ratio (>10⁶) and Highly Conductive Films (σ>10² S/cm) by Chemical Doping in Very Thin (~20 nm) TiO₂ Films on Thermally Grown SiO₂	300
<i>G. Oike, T. Yajima, T. Nishimura, K. Nagashio, A. Toriumi</i>	
11.6 Inkjet Printed Polymer SRAM-Cell Design for Flexible FPGA with Physical Parameter-Based TFT Model	304
<i>J. Jang, J. Lee, H. Kim, J. Lee, J. W. Chung, B.L. Lee, D. M. Kim, S.J. Choi, D. H. Kim</i>	
11.7 Local Transfer of Single-Crystalline Silicon (100) Layer by Meniscus Force and Its Application to High-Performance MOSFET Fabrication on Glass Substrate	308
<i>M. Akazawa, K. Sakaïke, S. Nakamura, S. Higashi</i>	
12.1 The Impact of Increased Deformation Potential at MOS Interface on Quasi-Ballistic Transport in Ultrathin Channel MOSFETs Scaled down to Sub-10 nm Channel Length	312
<i>S. Koba, R. Ishida, Y. Kubota, H. Tsuchiya, Y. Kamakura, N. Mori, M. Ogawa</i>	
12.2 Physical Understanding of Alloy Scattering in SiGe Channel for High-Performance Strained pFETs	316
<i>C. Jeong, H.H. Park, S. Dhar, S. Park, K. Lee, S. Jin, W. Choi, U.H. Kwon, K.H. Lee, Y. Park</i>	

12.3 Quantum-Barriers and Ground-Plane Isolation: A Path for Scaling Bulk-FinFET Technologies to the 7 nm-Node and Beyond	320
<i>G. Eneman, G. Hellings, A. De Keersgieter, N. Collaert, A. Thean</i>	
12.4 UTSOI2: A Complete Physical Compact Model for UTBB and Independent Double Gate MOSFETs	324
<i>T. Poiroux, O. Rozeau, S. Martinie, P. Scheer, S. Puget, M. A. Jaud, S. El Ghouli, J. C. Barbé, A. Juge, O. Faynot</i>	
12.5 Mobility in High-K Metal Gate UTBB-FDSOI Devices: From NEGF to TCAD Perspectives (Invited)	328
<i>D. Rideau, Y. M. Niquet, O. Nier, A. Cros, J. P. Manceau, P. Palestri, D. Esseni, V. H. Nguyen, F. Triozon, J. C. Barbé, I. Duchemin, D. Garetto, L. Smith, L. Silvestri, F. Nallet, R. Clerc, O. Weber, F. Andrieu, E. Josse, C. Tavernier, H. Jaouen</i>	
12.6 Exploring the Design Space of Non-Planar Channels: Shape, Orientation, and Strain	332
<i>Z. Stanojevic, M. Karner, H. Kosina</i>	
12.7 Threshold Behavior of the Drift Region: The Missing Piece in LDMOS Modeling	336
<i>S. J. Sque, A. J. Scholten, A. C. T. Aarts, D. B. M. Klaassen</i>	
12.8 Copper Through Silicon Via Induced Keep Out Zone for 10nm Node Bulk FinFET CMOS Technology	340
<i>W. Guo, V. Moroz, G. Van der Plas, M. Choi, A. Redolfi, L. Smith, G. Eneman, S. Van Huylenbroeck, P. D. Su, A. Ivankovic, B. De Wachter, I. Debusschere, K. Croes, I. De Wolf, A. Mercha, G. Beyer, B. Swinnen, E. Beyne</i>	
13.1 Challenges in 3D Memory Manufacturing and Process Integration (Invited)	344
<i>N. Chandrasekaran</i>	
13.2 LED Manufacturing Issues Concerning Gallium Nitride-on-Silicon (GaN-on-Si) Technology and Wafer Scale Up Challenges (Invited)	349
<i>S.Y. Nunoue, T. Hikosaka, H. Yoshida, J. Tajima, S. Kimura, N. Sugiyama, K. Tachibana, T. Shioda, T. Sato, E. Muramoto, M. Onomura</i>	
13.3 A Multi-Wavelength 3D-Compatible Silicon Photonics Platform on 300mm SOI Wafers for 25Gb/s Applications	353
<i>F. Boeuf, S. Cremer, N. Vulliet, T. Pinguet, A. Mekis, G. Masini, L. Verslegers, P. Sun, A. Ayazi, N.K. Hon, S. Sahni, Y. Chi, B. Orlando, D. Ristoiu, A. Farcy., F. Leverd, L. Broussous, D. Pelissier-Tanon, C. Richard, L. Pinzeilli, R. Beneyton, O. Gourhant, E. Gourvest, Y. Le-Friec, D. Monnier, P. Brun, M. Guillemet, D. Benoit, K. Haxaire, J.R. Manouvrier, S. Jan, H. Petiton, J. Carpentier, T. Quemerai, C. Durand, D. Gloria, M. Fourel, F. Battegay, Y. Sanchez, E. Batail, F. Baron, P. Delpech, L. Salager, P. De Dobbelaere, B. Sautreuil</i>	
13.4 300mm Size Ultra-Thin Glass Interposer Technology and High-Q Embedded Helical Inductor (EHI) for Mobile Application	357
<i>W. C. Lai, H. H. Chuang, C. H. Tsai, E. H. Yeh, C. H. Lin, T. H. Peng, L. J. Yen, W. S. Liao, J. N. Hung, C. C. Sheu, C. H. Yu, C. T. Wang, K. C. Yee, D. Yu</i>	
13.5 Comprehensive Study of Effective Current Variability and MOSFET Parameter Correlations in 14nm Multi-Fin SOI FinFETs	361
<i>A. Paul, A. Bryant, T. B. Hook, C. C. Yeh, V. Kamineni, J. B. Johnson, N. Tripathi, T. Yamashita, G. Tsutsui, V. Basker, T. E. Standaert, J. Faltermeier, B. S. Haran, S. Kanakasabapathy, H. Bu, J. Cho, J. Iacoponi, M. Khare</i>	
13.6 Opportunities and Challenges of the 450nm Transition (Invited)	365
<i>J. Lin, P. Lin, W.Y. Ku, M. C. Kelling, G. Akiki, S. Kwon, K. Lee, W. Collison, S. Chang, R. Cottle, Y.C. Wang, C. Borst, D. Skilbred, F. Robertson, P. Farrar Jr.</i>	
14.1 200 mm Wafer-Scale Integration of Sub-20 nm Sacrificial Nanofluidic Channels for Manipulating and Imaging Single DNA Molecules	369
<i>C. Wang, S. Nam, J.M. Cotte, H. Peng, C.V. Jahnes, D. Wang, R. Bruce, M. Guillorn, L.M. Gignac, W.H. Advocate, C.M. Breslin, M. Brink, J. Bucchignano, E. A. Duch, A. Galan, E. Kratschmer, P.J. Litwinowicz, M.F. Lofaro, W. Price, S.M. Rossnagel, R.D. Goldblatt, E.A. Joseph, D. Pfeiffer, S. Papa Rao, A. Royyuru, G.A. Stolovitzky, E. G. Colgan, Q. Lin, S. Polonsky</i>	
14.2 CMOS Based High Density Micro Array Platform for Electrochemical Detection and Enumeration of Cells	373
<i>C. C. Wong, C. Drews, Y. Chen, T. S. Pui, S. K. Arya, R. Weerasekera, A. R. A. Rahman</i>	
14.3 A Novel Side-Gated Ultrathin-Channel Nanopore FET (SGNAFET) Sensor for Direct DNA Sequencing	377
<i>I. Yanagi, T. Oura, T. Haga, M. Ando, J. Yamamoto, T. Mine, T. Ishida, T. Hatano, R. Akahori, T. Yokoi, T. Anazawa, Y. Goto</i>	
14.4 A Novel Optical Multiplexed, Label-Free Bio-Photonic-Sensor Realized on CMOS-Compatible Optoelectronic Integrated Circuit (OEIC) Platform	381
<i>J. F. Song, X. S. Luo, J. S. Kee, Q. Liu, K. W. Kim, Y. Shin, M. K. Park, K. W. Ang, G. Q. Lo</i>	
14.5 A Novel SiNW/CMOS Hybrid Biosensor for High Sensitivity/Low Noise	385
<i>J. Lee, S. Hwang, B. Choi, J. H. Lee, D.I. Moon, M.L. Seol, C.H. Kim, I.Y. Chung, B.G. Park, Y.K. Choi, D. M. Kim, D. H. Kim, S.J. Choi</i>	
14.6 Wafer-Scale Flexible Graphene Strain Sensors	389
<i>H. Tian, Y. Yang, D. Xie, Y. Shu, Y.L. Cui, C. Wu, H.-L. Cai, T.L. Ren</i>	

15.1 Reliability, Failure, and Fundamental Limits of Graphene and Nanotube Interconnects (Invited)	393
<i>A. D. Liao, A. Behnam, V. E. Dorgan, Z. Li, E. Pop</i>	
15.2 Understanding the Suppressed Charge Trapping in Relaxed- and Strained-Ge/SiO₂/HfO₂ pMOSFETs and Implications for the Screening of Alternative High-Mobility Substrate/Dielectric CMOS Gate Stacks	397
<i>J. Franco, B. Kaczer, P. J. Roussel, J. Mitard, S. Sioncke, L. Witters, H. Mertens, T. Grasser, G. Groeseneken</i>	
15.3 A Time-Dependent Clustering Model for Non-Uniform Dielectric Breakdown	401
<i>E. Wu, B. Li, J. H. Stathis, R. Achanta, R. Filippi, P. McLaughlin</i>	
15.4 BTI Variability: Fundamental Understandings and Impact on Digital Logic by the Use of Extensive Dataset	405
<i>D. Angot, V. Huard, L. Rahhal, A. Cros, X. Federspiel, A. Bajolet, Y. Carminati, M. Saliva, E. Pion, F. Cacho, A. Bravaix</i>	
15.5 Hydrogen-Related Volatile Defects as the Possible Cause for the Recoverable Component of NBTI	409
<i>T. Grasser, K. Rott, H. Reisinger, M. Waltl, P. Wagner, F. Schanovsky, W. Goes, G. Pobegen, B. Kaczer</i>	
15.6 Negative Bias Temperature Instability Lifetime Prediction: Problems and Solutions	413
<i>Z. Ji, S. F. W. M. Hatta, J. F. Zhang, J. G. Ma, W. Zhang, N. Soin, B. Kaczer, S. De Gendt, G. Groeseneken</i>	
16.1 InAs N-MOSFETs with Record Performance of I_{on} = 600 μA/μm at I_{off} = 100 nA/μm (V_d = 0.5 V)	417
<i>S.W. Chang, X. Li, R. Oxland, S.W. Wang, C.H. Wang, R. Contreras-Guerrero, K.K. Bhuwarka, G. Doornbos, T. Vasen, M.C. Holland, G. Vellianitis, M.J.H. Van Dal, B. Duriez, M. Edirisooriya, J.S. Rojas-Ramirez, P. Ramvall, S. Thoms, U. Peralagu, C.H. Hsieh, Y.S. Chang, K.M. Yin, E. Lind, L.E. Wernersson, R. Droopad, I. Thayne, M. Passlack, C.H. Diaz</i>	
16.2 A New Self-Aligned Quantum-Well MOSFET Architecture Fabricated by a Scalable Tight-Pitch Process	421
<i>J. Lin, X. Zhao, T. Yu, D. A. Antoniadis, J. A. del Alamo</i>	
16.3 Sub-100 nm InGaAs Quantum-Well (QW) Tri-Gate MOSFETs with Al₂O₃/HfO₂ (EOT < 1 nm) for Low-Power Logic Applications	425
<i>T.W. Kim, D.H. Kim, D.H. Koh, H.M. Kwon, R. Baek, D. Veksler, C. Huffman, K. Matthews, S. Okryabrsky, A. Greene, Y. Ohsawa, A. Ko, H. Nakajima, M. Takahashi, T. Nishizuka, H. Ohtake, S.K. Banerjee, S.H. Shin, D.H. Ko, C. Kang, D. Gilmer, R.J.W. Hill, W. Maszara, C. Hobbs, P.D. Kirsch</i>	
16.4 High Performance Sub-20-nm-Channel-Length Extremely-Thin Body InAs-on-Insulator Tri-Gate MOSFETs with High Short Channel Effect Immunity and V_{th} Tunability	429
<i>S. Kim, M. Yokoyama, R. Nakane, O. Ichikawa, T. Osada, M. Hata, M. Takenaka, S. Takagi</i>	
16.5 Near Ballistic Sub-7 nm Junctionless FET Featuring 1 nm Extremely-Thin Channel and Raised S/D Structure	433
<i>K. H. Goh, Y. Guo, X. Gong, G.-C. Liang, Y.C. Yeo</i>	
16.6 Impact of the Channel Thickness on the Performance of Ultrathin InGaAs Channel MOSFET Devices	437
<i>A. Alian, M. A. Pourghaderi, Y. Mols, M. Cantoro, T. Ivanov, N. Collaert, A. Thean</i>	
17.1 Where Are We Going? Product Scaling in the System on Chip Era (Invited)	441
<i>G. F. Taylor</i>	
17.2 Impact of Layout at Advanced Technology Nodes on the Performance and Variation of Digital and Analog Figures of Merit (Invited)	444
<i>S. Saxena, C. Dolainsky, M. Lunenborg, J. Cheng, B. Yu, R. Vallishayee, D. Ciplickas</i>	
17.3 Impact of Multi-Gate Device Architectures on Digital and Analog Circuits and Its Implications on System-On-Chip Technologies (Invited)	448
<i>A. Thean, P. Wambacq, J. W. Lee, M. J. Cho, A. Veloso, Y. Sasaki, T. Chiarella, K. Miyaguchi, B. Parvais, M. G. Bardon, P. Schuddinck, M. S. Kim, N. Horiguchi, M. Dehan, A. Mercha, G. Van der Plas, N. Collaert, D. Verkest</i>	
17.4 Nanometer CMOS from a Mixed-Signal/RF Perspective (Invited)	451
<i>M. H. Wakayama</i>	
17.5 Challenges Toward Millimeter-Wave CMOS Circuits Enhanced by Design Techniques (Invited)	455
<i>K. Okada</i>	
17.6 Power-Efficient Ultrahigh-Speed CMOS Wireless Communications in Terahertz Era (Invited)	459
<i>M. Fujishima</i>	
18.1 Acoustically-Engineered Multi-Port AlN-on-Silicon Resonators for Accurate Temperature Sensing	463
<i>R. Tabrizian, F. Ayazi</i>	
18.2 A High Order Mode 6.4GHz Ultra-High Sensitivity Nanoscale Surface Acoustic Wave Biosensor	467
<i>H.L. Cai, Y. Yang, C.R. Guo, C.J. Zhou, T.X. Ye, C. Wu, H. Tian, D. Xie, J. Liu, T.L. Ren</i>	
18.3 HEMT-Based Read-Out of a Thickness-Mode AlGaIn/GaN Resonator	471
<i>A. Ansari, M. Rais-Zadeh</i>	

18.4 Foundry-CMOS Integrated Oscillator Circuits Based on Ultra-Low Power Ovenized CMOS-MEMS Resonators	475
<i>M.H. Li, C.Y. Chen, C.S. Li, C.H. Chin, C.C. Chen, S.S. Li</i>	
18.5 Scalable Sensing of Interconnect Current with Magnetic Tunnel Junctions Embedded in Cu Interconnects	479
<i>T. Takenaga, Y. Tsuzaki, T. Furukawa, C. Yoshida, Y. Yamazaki, A. Hatada, M. Nakabayashi, Y. Iba, A. Takahashi, H. Noshiro, K. Tsunoda, M. Aoki, H. Fukumoto, T. Sugii</i>	
18.6 Demonstration of a Single-Chip Integrated MEMS Tunable Laser with a Large Wavelength Tuning Range	483
<i>H. Cai, J. F. Tao, Y. D. Gu, D. L. Kwong, A. Q. Liu</i>	
19.1 Novel Logic Devices Based on 2D Crystal Semiconductors: Opportunities and Challenges (Invited)	487
<i>P. Zhao, W.S. Hwang, E. S. Kim, R. Feenstra, G. Gu, J. Kang, K. Banerjee, A. Seabaugh, G. Xing, D. Jena</i>	
19.2 High-Performance Flexible Nanoelectronics: 2D Atomic Channel Materials for Low-Power Digital and High-Frequency Analog Devices	491
<i>J. Lee, H.Y. Chang, T.J. Ha, H. Li, R. S. Ruoff, A. Dodabalapur, D. Akinwande</i>	
19.3 Graphene/Fluoropolymer Hybrid Materials with Enhancement of All Device Properties for Improved Field-Effect Transistors	495
<i>T.J. Ha, J. Lee, L. Tao, I. Kholmanov, R. S. Ruoff, P. J. Rosky, D. Akinwande, A. Dodabalapur</i>	
19.4 High-Performance Few-Layer-MoS₂ Field-Effect-Transistor with Record Low Contact-Resistance	499
<i>W. Liu, J. Kang, W. Cao, D. Sarkar, Y. Khatami, D. Jena, K. Banerjee</i>	
19.5 Carrier Response in Band Gap and Multiband Transport in Bilayer Graphene under the Ultra-High Displacement	503
<i>K. Nagashio, K. Kanayama, T. Nishimura, A. Toriumi</i>	
19.6 Gate-Controlled Schottky Barrier Modulation for Superior Photoresponse of MoS₂ Field Effect Transistor	507
<i>H.M. Li, D.Y. Lee, M.S. Choi, D.S. Qu, X.C. Liu, C.H. Ra, W. J. Yoo</i>	
19.7 Monolithic Three-Dimensional Integration of Carbon Nanotube FET Complementary Logic Circuits	511
<i>H. Wei, M. Shulaker, H.S. P. Wong, S. Mitra</i>	
19.8 Carbon Nanotube Complementary Logic Based on Erbium Contacts and Self-Assembled High Purity Solution Tubes	515
<i>S.J. Han, S. Oida, H. Park, J. B. Hannon, G. S. Tulevski, W. Haensch</i>	
19.9 High-Performance Multi-Stage Graphene RF Receiver Integrated Circuit	519
<i>S.J. Han, A. Valdes Garcia, S. Oida, K. A. Jenkins, W. Haensch</i>	
20.1 Scaled p-Channel Ge FinFET with Optimized Gate Stack and Record Performance Integrated on 300mm Si Wafers	522
<i>B. Duriez, G. Vellianitis, M. J. H. van Dal, G. Doornbos, R. Oxland, K. K. Bhuiwarka, M. Holland, Y. S. Chang, C. H. Hsieh, K. M. Yin, Y. C. See, M. Passlack, C. H. Diaz</i>	
20.2 Density Scaling with Gate-All-Around Silicon Nanowire MOSFETs for the 10 nm Node and Beyond	526
<i>S. Bangsaruntip, K. Balakrishnan, S.L. Cheng, J. Chang, M. Brink, I. Lauer, R. L. Bruce, S. U. Engelmann, A. Pyzyna, G. M. Cohen, L. M. Gignac, C. M. Breslin, J. S. Newbury, D. P. Klaus, A. Majumdar, J. W. Sleight, M. A. Guillorn</i>	
20.3 Gate-Last Integration on Planar FDSOI MOSFET: Impact of Mechanical Boosters and Channel Orientations	530
<i>S. Morvan, C. Le Royer, F. Andrieu, P. Perreau, Y. Morand, D. Cooper, M. Casse, X. Garros, J.M. Hartmann, L. Tosti, L. Brevard, F. Ponthenier, M. Rivoire, C. Euvrard, A. Seignard, P. Besson, P. Caubet, C. Leroux, R. Gassilloud, B. Saidi, F. Allain, C. Tabone, T. Poiroux, O. Faynot</i>	
20.4 Strained Germanium Quantum Well pMOS FinFETs Fabricated on <i>in situ</i> Phosphorus-Doped SiGe Strain Relaxed Buffer Layers Using a Replacement Fin Process	534
<i>L. Witters, J. Mitard, R. Loo, G. Eneman, H. Mertens, D. P. Brunco, S. H. Lee, N. Waldron, A. Hikavy, P. Favia, A. P. Milenin, Y. Shimura, C. Vrancken, H. Bender, N. Horiguchi, K. Barla, A. Thean, N. Collaert</i>	
20.5 Heated Ion Implantation Technology for Highly Reliable Metal-Gate/High-k CMOS SOI FinFETs	538
<i>W. Mizubayashi, H. Onoda, Y. Nakashima, Y. Ishikawa, T. Matsukawa, K. Endo, Y. X. Liu, S. O'uchi, J. Tsukada, H. Yamauchi, S. Migita, Y. Morita, H. Ota, M. Masahara</i>	
20.6 Improved Sidewall Doping of Extensions by AsH₃ Ion Assisted Deposition and Doping (IADD) with Small Implant Angle for Scaled NMOS Si Bulk FinFETs	542
<i>Y. Sasaki, L. Godet, T. Chiarella, D. P. Brunco, T. Rockwell, J. W. Lee, B. Colombeau, M. Togo, S. A. Chew, G. Zschaetsch, K. B. Noh, A. De Keersgieter, G. Boccardi, M. S. Kim, G. Hellings, P. Martin, W. Vandervorst, A. Thean, N. Horiguchi</i>	

20.7 A Low-Cost, Forming-Free WO_x ReRAM Using Novel Self-Aligned Photo-Induced Oxidation	546
<i>F.M. Lee, Y.Y. Lin, W.C. Chien, E.K. Lai, D.Y. Lee, C.C. Yu, H.H. Hsu, M.H. Lee, H.L. Lung, K.Y. Hsieh, C.Y. Lu</i>	
20.8 First Demonstration of RRAM Patterned by Block Copolymer Self-Assembly	550
<i>Y. Wu, H. Yi, Z. Zhang, Z. Jiang, J. Sohn, S. Wong, H.S. P. Wong</i>	
21.1 Stochastic Variability of Vacancy Filament Configuration in Ultra-Thin Dielectric RRAM and Its Impact on Off-State Reliability	554
<i>N. Raghavan, R. Degraeve, A. Fantini, L. Goux, D. J. Wouters, G. Groeseneken, M. Jurczak</i>	
21.2 Characterizing Grain Size and Defect Energy Distribution in Vertical SONOS Poly-Si Channels by Means of a Resistive Network Model	558
<i>R. Degraeve, M. Toledano-Luque, A. Arreghini, B. Tang, E. Capogreco, J. Lisoni, P. Roussel, B. Kaczer, G. Van den Bosch, G. Groeseneken, J. Van Houdt</i>	
21.3 Statistical Spectroscopy of Switching Traps in Deeply Scaled Vertical Poly-Si Channel for 3D Memories	562
<i>M. Toledano-Luque, R. Degraeve, P. J. Roussel, V. Luong, B. Tang, J. G. Lisoni, C.L. Tan, A. Arreghini, G. Van den Bosch, G. Groeseneken, J. Van Houdt</i>	
21.4 Hot Atom Damage (HAD) Limited TDDDB Lifetime of Ferroelectric Memories	566
<i>M. Masuduzzaman, M. A. Alam</i>	
21.5 Trade-Off Between SET and Data Retention Performance Thanks to Innovative Materials for Phase-Change Memory	570
<i>G. Navarro, M. Coue, A. Kiouseloglou, P. Noe, F. Fillot, V. Delaye, A. Persico, A. Roule, M. Bernard, C. Sabbione, D. Blachier, V. Sousa, L. Perniola, S. Maitrejean, A. Cabrini, G. Torelli, P. Zuliani, R. Annunziata, E. Palumbo, M. Borghi, G. Reimbold, B. De Salvo</i>	
21.6 Conductive-AFM Tomography for 3D Filament Observation in Resistive Switching Devices	574
<i>U. Celano, L. Goux, A. Belmonte, A. Schulze, K. Opsomer, C. Detavernier, O. Richard, H. Bender, M. Jurczak, W. Vandervorst</i>	
21.7 Intrinsic Retention Statistics in Phase Change Memory (PCM) Arrays	578
<i>M. Rizzi, N. Ciochini, A. Montefiori, M. Ferro, P. Fantini, A. L. Lacaíta, D. Ielmini</i>	
22.1 Unified Reliability Modeling of Ge-Rich Phase Change Memory for Embedded Applications	581
<i>N. Ciochini, E. Palumbo, M. Borghi, P. Zuliani, R. Annunziata, D. Ielmini</i>	
22.2 Connecting the Physical and Electrical Properties of Hafnia-Based RRAM	585
<i>B. Butcher, G. Bersuker, D. C. Gilmer, L. Larcher, A. Padovani, L. Vandelli, R. Geer, P. D. Kirsch</i>	
22.3 Atomic Migration in Phase Change Materials	589
<i>G. Novielli, A. Ghetti, E. Varesi, A. Mauri, R. Sacco</i>	
22.4 Domain Wall Gate for Magnetic Logic and Memory Applications with Perpendicular Anisotropy	593
<i>S. Breikreutz, G. Ziemys, I. Eichwald, J. Kiermaier, G. Csaba, W. Porod, D. Schmitt-Landsiedel, M. Becherer</i>	
22.5 Analytic Model of Endurance Degradation and Its Practical Applications for Operation Scheme Optimization in Metal Oxide Based RRAM	597
<i>P. Huang, B. Chen, Y. J. Wang, F. F. Zhang, L. Shen, R. Liu, L. Zeng, G. Du, X. Zhang, B. Gao, J. F. Kang, X. Y. Liu, X. P. Wang, B. B. Weng, Y. Z. Tang, G.Q. Lo, D.L. Kwong</i>	
22.6 Novel 3D Random-Network Model for Threshold Switching of Phase-Change Memories	601
<i>E. Piccinini, A. Cappelli, F. Xiong, A. Behnam, F. Buscemi, R. Brunetti, M. Rudan, E. Pop, C. Jacoboni</i>	
25.1 Array Antenna Integrated Fan-Out Wafer Level Packaging (InFO-WLP) for Millimeter Wave System Applications	605
<i>C.H. Tsai, J.S. Hsieh, M. Liu, E.H. Yeh, H.H. Chen, C.W. Hsiao, C.S. Chen, C.S. Liu, M.J. Liú, C.T. Wang, D. Yu</i>	
25.2 3D Heterogeneous Integration for Analog (Invited)	609
<i>A. V. Samoilov, K. Tran, N. Kerness, J. Jones, P. McNally, S. Barnett, T. Parent, J. Ellul, A. Srivastava, K. Ikeuchi, T. Wang, T. Zhou</i>	
25.3 Magnetic Wireless Interlayer Transmission through Perpendicular MTJ for 3D-IC Applications	613
<i>C.-H. Wang, K.Y. Dai, K.H. Shen, Y.H. Wang, M.J. Tsai, C. J. Lin, Y.C. King</i>	
25.4 Variable Nonvolatile Memory Arrays for Adaptive Computing Systems	617
<i>H. Noguchi, S. Takeda, K. Nomura, K. Abe, K. Ikegami, E. Kitagawa, N. Shimomura, J. Ito, S. Fujita</i>	
25.5 Experimental Demonstration of Array-Level Learning with Phase Change Synaptic Devices	621
<i>S. B. Eryilmaz, D. Kuzum, R. G. D. Jeyasingh, S. Kim, M. BrightSky, C. Lam, H.S. P. Wong</i>	
25.6 Neuromorphic Speech Systems Using Advanced ReRAM-Based Synapse	625
<i>S. Park, A. Sheri, J. Kim, J. Noh, J. Jang, M. Jeon, B. Lee, B. R. Lee, B. H. Lee, H. Hwang</i>	
25.7 Design and Optimization Methodology for 3D RRAM Arrays	629
<i>Y. Deng, H.Y. Chen, B. Gao, S. Yu, S.C. Wu, L. Zhao, B. Chen, Z. Jiang, X. Liu, T.H. Hou, Y. Nishi, J. Kang, H.S. P. Wong</i>	
26.1 High Mobility Strained-Ge pMOSFETs with 0.7-nm Ultrathin EOT Using Plasma Post Oxidation HfO₂/Al₂O₃/GeO_x Gate Stacks and Strain Modulation	633
<i>R. Zhang, W. Chern, X. Yu, M. Takenaka, J. L. Hoyt, S. Takagi</i>	

26.2 Advantage of (001)/<100> Oriented Channels in Biaxially- and Uniaxially Strained-Ge-on-Insulator pMOSFETs with NiGe Metal Source/Drain	637
<i>K. Ikeda, Y. Moriyama, Y. Kamimuta, M. Ono, T. Irisawa, M. Oda, E. Kurosawa, T. Tezuka</i>	
26.3 A Group IV Solution for 7 nm FinFET CMOS: Stress Engineering Using Si, Ge and Sn	641
<i>S. Gupta, V. Moroz, L. Smith, Q. Lu, K. C. Saraswat</i>	
26.4 FDSOI Nanowires: An Opportunity for Hybrid Circuit with Field Effect and Single Electron Transistors (Invited)	645
<i>M. Vinet, V. Deshpande, X. Jehl, R. Wacquez, S. Barraud, M. Sanquer, R. Coquand, O. Cueto, B. Roche, B. Voisin, M. Pierre, L. Grenouillet, C. Vizioz, L. Tosti, B. Previtali, P. Perreau, T. Poiroux, O. Faynot</i>	
26.5 A Practical Si Nanowire Technology with Nanowire-on-Insulator Structure for Beyond 10nm Logic Technologies	649
<i>S.G. Hur, J.G. Yang, S.S. Kim, D.K. Lee, T. An, K.J. Nam, S.J. Kim, Z. Wu, W. Lee, U. Kwon, K.H. Lee, Y. Park, W. Yang, J. Choi, H.K. Kang, E. Jung</i>	
26.6 Asymmetrically Strained High Performance Germanium Gate-All-Around Nanowire p-FETs Featuring 3.5 nm Wire Width and Contractible Phase Change Liner Stressor (Ge₂Sb₂Te₃)	653
<i>R. Cheng, B. Liu, P. Guo, Y. Yang, Q. Zhou, X. Gong, Y. Dong, Y. Tong, K. Bourdelle, N. Daval, D. Delprat, B.Y. Nguyen, E. Augendre, Y.C. Yeo</i>	
26.7 High Performance Ge CMOS with Novel InAlP-Passivated Channels for Future Sub-10 nm Technology Node Applications	657
<i>B. Liu, X. Gong, R. Cheng, P. Guo, Q. Zhou, M. H. S. Owen, C. Guo, L. Wang, W. Wang, Y. Yang, Y.C. Yeo, C.T. Wan, S.H. Chen, C-C. Cheng, Y.R. Lin, C.H. Wu, C.H. Ko, C. H. Wann</i>	
27.1 High Performance Gallium-Zinc Oxynitride Thin Film Transistors for Next-Generation Display Applications	660
<i>T. S. Kim, H.S. Kim, J. S. Park, K. S. Son, E. S. Kim, J.B. Seon, S. Lee, S.J. Seo, S.J. Kim, S. Jun, K. M. Lee, D. J. Shin, J. Lee, C. Jo, S.J. Choi, D. M. Kim, D. H. Kim, M. Ryu, S.H. Cho, Y. Park</i>	
27.2 High Stability Fluorinated Zinc Oxide Thin Film Transistor and Its Application on High Precision Active-Matrix Touch Panel	663
<i>Z. Ye, M. Wong, M.T. Ng, J. K. Luo</i>	
27.3 High Performance Amorphous Metal-Oxide Semiconductors Thin-Film Passive and Active Pixel Sensors	667
<i>R. Zhang, L. Bie, T.-C. Fung, E. K.H. Yu, C. Zhao, J. Kanicki</i>	
27.4 Three-Dimensional Structures for High Saturation Signals and Crosstalk Suppression in 1.20 μm Pixel Back-Illuminated CMOS Image Sensor	671
<i>T. Shinohara, K. Watanabe, S. Arakawa, H. Kawashima, A. Kawashima, T. Abe, T. Yanagita, K. Ohta, Y. Inada, M. Onizuka, H. Nakayama, Y. Tateshita, T. Morikawa, K. Ohno, D. Sugimoto, S. Kadamura, T. Hirayama</i>	
27.5 A Geiger Mode APD Fabricated in Standard 65nm CMOS Technology	675
<i>E. Charbon, H.J. Yoon, Y. Maruyama</i>	
27.6 A Trench Gate Photo Cell for Spectrometric Applications	679
<i>T. Kautzsch, A. Sciré, K. Voigtländer</i>	
28.1 High I_{on}/I_{off} and Low Subthreshold Slope Planar-Type InGaAs Tunnel FETs with Zn-Diffused Source Junctions	683
<i>M. Noguchi, S. Kim, M. Yokoyama, S. Ji, O. Ichikawa, T. Osada, M. Hata, M. Takenaka, S. Takagi</i>	
28.2 Demonstration of In_{0.9}Ga_{0.1}As/GaAs_{0.18}Sb_{0.82} Near Broken-Gap Tunnel FET with ION=740μA/μm, GM=700μS/μm and Gigahertz Switching Performance at VDS=0.5V	687
<i>R. Bijesh, H. Liu, H. Madan, D. Mohata, W. Li, N. V. Nguyen, D. Gundlach, C. A. Richter, J. Mater, K. Wang, T. Clarke, J. M. Fastenau, D. Loubychev, W. K. Liu, V. Narayanan, S. Datta</i>	
28.3 Experimental Observation and Physics of "Negative" Capacitance and Steeper Than 40mV/Decade Subthreshold Swing in Al_{0.83}In_{0.17}N/AlN/GaN MOS-HEMT on SiC Substrate	691
<i>H. W. Then, S. Dasgupta, M. Radosavljevic, L. Chow, B. Chu-Kung, G. Dewey, S. Gardner, X. Gao, J. Kavalieros, N. Mukherjee, M. Metz, M. Oliver, R. Pillarisetty, V. Rao, S. H. Sung, G. Yang, R. Chau</i>	
28.4 Vertical Nanowire InGaAs MOSFETs Fabricated by a Top-Down Approach	695
<i>X. Zhao, J. Lin, C. Heidelberger, E. A. Fitzgerald, J. A. del Alamo</i>	
28.5 More Than Moore: III-V Devices and Si CMOS Get It Together (Invited)	699
<i>T. E. Kazior</i>	
28.6 Dispersion-Free Operation in InAlN-Based HEMTs with Ultrathin or No Passivation	703
<i>R. Wang, G. Li, J. Guo, B. Song, J. Verma, Z. Hu, Y. Yue, K. Nomoto, S. Ganguly, S. Rouvimov, X. Gao, O. Laboutin, Y. Cao, W. Johnson, P. Fay, D. Jena, H. G. Xing</i>	
28.7 Depletion-Mode Ga₂O₃ MOSFETs on β-Ga₂O₃ (010) Substrates with Si-Ion-Implanted Channel and Contacts	707
<i>M. Higashiwaki, K. Sasaki, M. H. Wong, T. Kamimura, D. Krishnamurthy, A. Kuramata, T. Masu, S. Yamakoshi</i>	
29.1 Challenges in Low-k Integration of Advanced Cu BEOL beyond 14 nm Node (Invited)	711
<i>N. Inoue</i>	

29.2 Superior Cu Fill with Highly Reliable Cu/ULK Integration for 10nm Node and Beyond	715
<i>T. Matsuda, J.J. Lee, K.H. Han, K.H. Park, J.O. Cha, J.M. Baek, T.J. Yim, D.C. Kim, D.H. Lee, J.N. Kim, S.H. Choi, E.B. Lee, S.D. Nam, H.B. Lee, Y.W. Cho, I.S. Kim, B.H. Kwon, S.H. Ahn, J.H. Yun, B.H. Kim, B.U. Yoon, J.S. Hong, N.I. Lee, S. Choi, H.K. Kang, E.S. Chung</i>	
29.3 Novel Implantation Process of Carbon Nanotubes for Plugs and Vias, and Their Integration with Transferred Multilayer Graphene Wires	719
<i>M. Sato, M. Takahashi, M. Nihei, S. Sato, N. Yokoyama</i>	
29.4 Applications and Design Styles for 3DIC (Invited)	723
<i>P. D. Franzon, E. Rotenberg, J. Tuck, W. R. Davis, H. Zhou, J. Schabel, Z. Zhang, J. Park, B. Dwiel, E. Forbes, J. Huh, S. Priyadarshi, S. Lipa, T. Thorolfsson</i>	
29.5 Fabricating 3D Integrated CMOS Devices by Using Wafer Stacking and Via-Last TSV Technologies	727
<i>M. Aoki, F. Furuta, K. Hozawa, Y. Hanaoka, H. Kikuchi, A. Yanagisawa, T. Mitsuhashi, K. Takeda</i>	
29.6 Record-High 121/62 $\mu\text{A}/\mu\text{m}$ On-Currents 3D Stacked Epi-Like Si FETs with and without Metal Back Gate	731
<i>C.C. Yang, S.H. Chen, J.M. Shieh, W.H. Huang, T.Y. Hsieh, C.H. Shen, T.T. Wu, H.H. Wang, Y.J. Lee, F.J. Hou, C.L. Pan, K.S. Chang-Liao, C. Hu, F.L. Yang</i>	
29.7 High Performance Closed-Channel Cooling System Using Multi-Channel Electro-Osmotic Flow Pumps for 3D-ICs	735
<i>H. Kudo, Y. Oguri, A. Tsukune, Y. S. Kim, H. Kitada, K. Fjimoto, I. Kinefuchi, Y. Matsumoto, T. Ohba</i>	
30.1 Conductive-Bridge Memory (CBRAM) with Excellent High-Temperature Retention (Invited)	738
<i>J.R. Jameson, P. Blanchard, C. Cheng, J. Dinh, A. Gallo, V. Gopalakrishnan, C. Gopalan, B. Guichet, S. Hsu, D. Kamalanathan, D. Kim, F. Koushan, M. Kwan, K. Law, D. Lewis, Y. Ma, V. McCaffrey, S. Park, S. Puthentharamadani, E. Rynnion, J. Sanchez, J. Shields, K. Tsai, A. Tysdal, D. Wang, R. Williams, M.N. Kozicki, J. Wang, V. Gopinath, S. Hollmer, M. Van Buskirk</i>	
30.2 Investigation of the Physical Mechanisms Governing Data-Retention in down to 10nm Nano-Trench $\text{Al}_2\text{O}_3/\text{CuTeGe}$ Conductive Bridge RAM (CBRAM)	742
<i>J. Guy, G. Molas, E. Vianello, F. Longnos, S. Blanc, C. Carabasse, M. Bernard, J.F. Nodin, A. Toffoli, J. Cluzel, P. Blaise, P. Dorion, O. Cueto, H. Grampeix, E. Souchier, T. Cabout, P. Brianceau, V. Balan, A. Roule, S. Maitrejean, L. Perniola, B. De Salvo</i>	
30.3 Comprehensive Methodology for the Design and Assessment of Crossbar Memory Array with Nonlinear and Asymmetric Selector Devices	746
<i>A. Chen</i>	
30.4 Interface Engineering for Thermal Disturb Immune Phase Change Memory Technology	750
<i>A. Redaelli, M. Boniardi, A. Ghetti, U. Russo, C. Cupeta, S. Lavizzari, A. Pirovano, G. Servalli</i>	
30.5 Charge-Injection Phase Change Memory with High-Quality GeTe/Sb₂Te₃ Superlattice Featuring 70-μA RESET, 10-ns SET and 100M Endurance Cycles Operations	754
<i>T. Ohyanagi, N. Takaura, M. Tai, M. Kitamura, M. Kinoshita, K. Akita, T. Morikawa, S. Kato, M. Araidai, K. Kamiya, T. Yamamoto, K. Shiraishi</i>	
30.6 Atomic-Level Engineering of Phase Change Material for Novel Fast-Switching and High-Endurance PCM for Storage Class Memory Application	758
<i>H. Y. Cheng, M. BrightSky, S. Raoux, C. F. Chen, P. Y. Du, J. Y. Wu, Y. Y. Lin, T. H. Hsu, Y. Zhu, S. Kim, C. M. Lin, A. Ray, H. L. Lung, C. Lam</i>	
30.7 A Phase Change Memory Cell with Metallic Surfactant Layer as a Resistance Drift Stabilizer	762
<i>S. Kim, N. Sosa, M. BrightSky, D. Mori, W. Kim, Y. Zhu, K. Suu, C. Lam</i>	
31.1 Technology Downscaling Worsening Radiation Effects in Bulk: SOI to the Rescue (Invited)	766
<i>P. Roche, J.-L. Autran, G. Gasiot, D. Munteanu</i>	
31.2 Gate Current Variation: A New Theory and Practice on Investigating the Off-State Leakage of Trigate MOSFETs and the Power Dissipation of SRAM	770
<i>E. R. Hsieh, S. T. Lin, S. S. Chung, R. M. Huang, C. T. Tsai, L. T. Jung</i>	
31.3 Key Issues and Techniques for Characterizing Time-Dependent Device-to-Device Variation of SRAM	774
<i>M. Duan, J. F. Zhang, Z. Ji, J. G. Ma, W. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, G. Groeseneken, A. Asenov</i>	
31.4 New Observations on Complex RTN in Scaled High-k/Metal-Gate MOSFETs - The Role of Defect Coupling under DC/AC Condition	778
<i>P. Ren, P. Hao, C. Liu, R. Wang, X. Jiang, Y. Qiu, R. Huang, S. Guo, M. Luo, J. Zou, M. Li, J. Wang, J. Wu, J. Liu, W. Bu, W. Wong, S. Yu, H. Wu, S.W. Lee, Y. Wang</i>	
31.5 Understanding Switching Variability and Random Telegraph Noise in Resistive RAM	782
<i>S. Ambrogio, S. Balatti, A. Cubeta, A. Calderoni, N. Ramaswamy, D. Ielmini</i>	
31.6 Analysis of DC/Transient Current and RTN Behaviors Related to Traps in p-GaN Gate HEMT	786
<i>J.H. Bae, S. Hwang, J. Shin, H.I. Kwon, C. H. Park, H. Choi, J.B. Park, J. Kim, J. Ha, K. Park, J. Oh, J. Shin, U.I. Chung, K.S. Seo, J.H. Lee</i>	

32.1 Self-Heating Effects in Ultra-Scaled Si Nanowire Transistors	790
<i>R. Rhyner, M. Luisier</i>	
32.2 Are Carbon Nanotubes Still a Viable Option for ITRS 2024?	794
<i>P. B. Pillai, P. Umari, M. M. De Souza</i>	
32.3 Modeling of Electron Transport in Biomolecules: Application to DNA (Invited)	798
<i>M. P. Anantram, J. Qi</i>	
32.4 Simulation of Enhanced Hole Ballistic Velocity in Asymmetrically Strained Germanium Nanowire Trigate p-MOSFETs	802
<i>J. T. Teherani, W. Chern, D. A. Antoniadis, J. L. Hoyt</i>	
32.5 Is Sub-10nm Thick 3D-Topological Insulator Good for the Local Electrical Interconnects?	806
<i>G. Gupta, M. B. A. Jalil, G. Liang</i>	
32.6 Exploring the Design of Ultra-Low Energy Global Interconnects Based on Spin-Torque Switches	810
<i>M. Sharad, X. Fong, K. Roy</i>	
32.7 High Voltage GaN HEMT Compact Model: Experimental Verification, Field Plate Optimization and Charge Trapping	814
<i>U. Radhakrishna, D. Piedra, Y. Zhang, T. Palacios, D. Antoniadis</i>	
33.1 Simulation Based Transistor-SRAM Co-Design in the Presence of Statistical Variability and Reliability (Invited)	818
<i>A. Asenov, B. Cheng, X. Wang, A. R. Brown, D. Reid, C. Millar, C. Alexander</i>	
33.2 Suppression of Die-to-Die Delay Variability of Silicon on Thin Buried Oxide (SOTB) CMOS Circuits by Balanced P/N Drivability Control with Back-Bias for Ultralow-Voltage (0.4 V) Operation	822
<i>H. Makiyama, Y. Yamamoto, H. Shinohara, T. Iwamatsu, H. Oda, N. Sugii, K. Ishibashi, T. Mizutani, T. Hiramoto, Y. Yamaguchi</i>	
33.3 Analysis of Transistor Characteristics in Distribution Tails beyond $\pm 5.4\sigma$ of 11 Billion Transistors	826
<i>T. Mizutani, A. Kumar, T. Hiramoto</i>	
33.4 Energy Efficiency Comparison of Nanowire Heterojunction TFET and Si MOSFET at Lg=13nm, Including P-TFET and Variation Considerations	830
<i>U. E. Avcı, D. H. Morris, S. Hasan, R. Kotlyar, R. Kim, R. Rios, D. E. Nikonov, I. A. Young</i>	
33.5 A Unified Approach for Trap-Aware Device/Circuit Co-Design in Nanoscale CMOS Technology	834
<i>R. Wang, M. Luo, S. Guo, R. Huang, C. Liu, J. Zou, J. Wang, J. Wu, N. Xu, W. Wong, S. Yu, H. Wu, S.W. Lee, Y. Wang</i>	
33.6 A Novel Physics-Based Variable NBTI Simulation Framework from Small Area Devices to 6T-SRAM	838
<i>T. Naphade, K. Roy, S. Mahapatra</i>	
Author Index	