2013 17th CSI International Symposium on Computer Architecture and Digital Systems

(CADS 2013)

Tehran, Iran 30 – 31 October 2013



IEEE Catalog Number: ISBN:

CFP1336J-POD 978-1-4799-0564-5

Table of Contents

17th CSI International Symposium on Computer Architecture and Digital Systems (CADS2013)

Message from the Chairs	lΧ
Organizing Committee	Х
Program Committee	XI
Keynote 1: Cryptographic System Implementations, <i>Thanos Stouraitis</i>	XIII
Keynote 2: Gaussian and EJ Networks - Some Efficient Interconnection	
Topologies for Parallel Systems, <i>Bella Bose</i>	XV

Keynote 3: A Holistic Approach for building MPSoCs, *Jordi Carrabina*......XVII

Session 1: GPU

ISP: Using Idle SMs in Hardware-based Prefetching
Parallelized Computation for Edge Histogram Descriptor using CUDA on the Graphics Processing Units (GPU)9 Alireza Ahmadi Mohammadabadi, Abdolah Chalechale, and Hadis Heidari
A Statistical Performance Prediction Model for OpenCL Kernels on NVIDIA GPUs

Session 2: Arithmetic

New Approximate Multiplier for Low Power Digital Signal Processing25 Farzad Farshchi, Muhammad Saeed Abrishami, and Sied Mehdi Fakhraie
Improved modulo $-(2^n \pm 3)$ multipliers

Session 3: VLSI/Quantum Circuit Design

A New Sub-300mV 8T SRAM Cell Design in 90nm CMOS
A Novel Circuit Topology for Clock-Gating-Cell Suitable for Sub/Near-Threshold Designs
A Hierarchical Layout Generation Method for Quantum Circuits Mina Chookhachizadeh Moghadam, Naser Mohammadzadeh, Mehdi Sedighi, and Morteza Saheb Zamani
Simultaneous Improvement of Area, Delay, and Fault Tolerance in Quantum Circuits

Session 4: Dependable and Fault-Tolerant Systems

On Endurance of Erasure Codes in SSD-based Storage Systems Saeideh Alinezhad Chamazcoti, Seyed Ghassem Miremadi, and Hossein Asadi	
Neutralizing a Design-for-Hardware-Trust Technique ⁷³ Seyed Mohammad Hossein Shekarian, Morteza Saheb Zamani, Shirin Alami	

Session 5: On-chip Systems and Networks

Using Binary-Reflected Gray Coding for Crosstalk Mitigation of Network on Chip	
In-Order Delivery Approach for 3D NoCs Masoumeh Ebrahimi, Xin Chang†, Masoud Daneshtalab, Juha Plosila	
Fault-tolerant Method with Distributed Monitoring and Management Technique for 3D Stacked Meshes93 Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen	
A Platform for Multi Reconfigurable Instruction Set Processor System on Chip (MRPSoC)	

Session 6: Miscelaneous

Target Position Estimation with Mobile Adaptive Network with Selective Cooperation
Effect of Pre-processing on Satellite Image Fusion

Poster Papers

An Adaptive Temperature Threshold Schema for Dynamic Thermal Management of Multi-Core Processors	· 119
Improved Performance and Resource Usage of FPGA using Resource-aware Design; the Case of a Decimal Array Multiplier	· 121
Efficient I-out-of-3 Binary Signed-Digit Multiplier for the moduli set $\{2^{n}-I, 2^{n}, 2^{n}+I\}$ Maryam Saremi and Somayeh Timarchi	• 123
Communication-aware and Energy-efficient Resource Provisioning for Real-Time Cloud Services Aboozar Rajabi, Hamid Reza Faragardi, and Nasser Yazdani	• 125
RF Resource Planning in Application Specific Integrated Circuits to Improve Timing Closure	• 131
A Novel Test Strategy and Fault-Tolerant Routing Algorithm for NoC Routers Sanaz Sadat Alamian, Ramin Fallahzadeh, Shaahin Hessabi, and Javad Alirezaie	• 133
High Throughput Multi Pipeline Packet Classifier on FPGA Rashid Isvand Khatami and Mahmood Ahmadi	• 137
Design and performance evaluation of a low cost Full Protected CMOS Latch <i>Saeideh Shirinzadeh and Rahebeh Niaraki Asli</i>	• 139

Design Contest

Blokus Duo Game on FPGA
Maestro: A High Performance AES Encryption/Decryption System
Author's Index 153