

2013 17th CSI International Symposium on Computer Architecture and Digital Systems

(CADS 2013)

**Tehran, Iran
30 – 31 October 2013**



**IEEE Catalog Number: CFP1336J-POD
ISBN: 978-1-4799-0564-5**

Table of Contents

17th CSI International Symposium on Computer Architecture and Digital Systems (CADS2013)

| | |
|-------------------------------|----|
| Message from the Chairs | IX |
| Organizing Committee | X |
| Program Committee | XI |

| | |
|--|------|
| Keynote 1: Cryptographic System Implementations, <i>Thanos Stouraitis</i> | XIII |
|--|------|

Keynote 2: Gaussian and EJ Networks - Some Efficient Interconnection

| | |
|--|----|
| Topologies for Parallel Systems, <i>Bella Bose</i> | XV |
|--|----|

| | |
|---|------|
| Keynote 3: A Holistic Approach for building MPSoCs, <i>Jordi Carrabina</i> | XVII |
|---|------|

Session 1: GPU

| | |
|--|----|
| ISP: Using Idle SMs in Hardware-based Prefetching | 3 |
| <i>Hajar Falahati, Mania Abdi, Amirali Baniasadi, and Shaahin Hessabi</i> | |
| Parallelized Computation for Edge Histogram Descriptor using CUDA on the Graphics Processing Units (GPU) | 9 |
| <i>Alireza Ahmadi Mohammadabadi, Abdolah Chalechale, and Hadis Heidari</i> | |
| A Statistical Performance Prediction Model for OpenCL Kernels on NVIDIA GPUs | 15 |
| <i>Ali Karami, Sayyed Ali Mirsoleimani, and Farshad Khunjush</i> | |

Session 2: Arithmetic

| | |
|---|----|
| New Approximate Multiplier for Low Power Digital Signal Processing | 25 |
| <i>Farzad Farshchi, Muhammad Saeed Abrishami, and Sied Mehdi Fakhraie</i> | |
| Improved modulo $-(2^n \pm 3)$ multipliers | 31 |
| <i>Hamidreza Ahmadifar and Ghassem Jaberipur</i> | |

Session 3: VLSI/Quantum Circuit Design

| | |
|--|----|
| A New Sub-300mV 8T SRAM Cell Design in 90nm CMOS..... | 39 |
| <i>Ghasem Pasandi and Sied Mehdi Fakhraie</i> | |
| A Novel Circuit Topology for Clock-Gating-Cell Suitable for Sub/Near-Threshold Designs | 45 |
| <i>Mehrzad Nejat, Mojtaba Mohammadi Abdevand, and Alireza Mazraee Farahani</i> | |
| A Hierarchical Layout Generation Method for Quantum Circuits..... | 51 |
| <i>Mina Chookhachizadeh Moghadam, Naser Mohammadzadeh, Mehdi Sedighi, and Morteza Saheb Zamani</i> | |
| Simultaneous Improvement of Area, Delay, and Fault Tolerance in Quantum Circuits..... | 59 |
| <i>Zahra Nabizadeh, Mehdi Sedighi, and Morteza Saheb Zamani</i> | |

Session 4: Dependable and Fault-Tolerant Systems

| | |
|--|----|
| On Endurance of Erasure Codes in SSD-based Storage Systems..... | 67 |
| <i>Saeideh Alinezhad Chamazcoti, Seyed Ghassem Miremadi, and Hossein Asadi</i> | |
| Neutralizing a Design-for-Hardware-Trust Technique..... | 73 |
| <i>Seyed Mohammad Hossein Shekarian, Morteza Saheb Zamani, Shirin Alami</i> | |

Session 5: On-chip Systems and Networks

| | |
|---|----|
| Using Binary-Reflected Gray Coding for Crosstalk Mitigation of Network on Chip | 81 |
| <i>Zahra Shirmohammadi and Seyed Ghassem Miremadi</i> | |
| In-Order Delivery Approach for 3D NoCs..... | 87 |
| <i>Masoumeh Ebrahimi, Xin Chang†, Masoud Daneshtalab, Juha Plosila</i> | |
| Fault-tolerant Method with Distributed Monitoring and Management Technique for 3D Stacked Meshes..... | 93 |
| <i>Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen</i> | |
| A Platform for Multi Reconfigurable Instruction Set Processor System on Chip (MRPSoC)..... | 99 |
| <i>Rahim Soleymanpour and Siamak Mohammadi</i> | |

Session 6: Miscellaneous

| | |
|---|-----|
| Target Position Estimation with Mobile Adaptive Network with Selective Cooperation..... | 107 |
| <i>Amin Lotfzad pak, Shahrood Aghazadeh, Amir Rastegarnia, and Azam Khalili</i> | |
| Effect of Pre-processing on Satellite Image Fusion..... | 111 |
| <i>Yoonsuk Choj, Ershad Sharifahmadian, and Shahram Latifi</i> | |

Poster Papers

| | |
|--|-----|
| An Adaptive Temperature Threshold Schema for Dynamic Thermal Management of Multi-Core Processors..... | 119 |
| <i>Bagher Salami, Mohammadreza Baharani, and Hamid Noori</i> | |
| Improved Performance and Resource Usage of FPGA using Resource-aware Design; the Case of a Decimal Array Multiplier..... | 121 |
| <i>Adel Hosseiny, Saba Amanollahi, Reza Hashemi, and Ali Jahanian</i> | |
| Efficient 1-out-of-3 Binary Signed-Digit Multiplier for the moduli set $\{2^n-1, 2^n, 2^n+1\}$ | 123 |
| <i>Maryam Saremi and Somayeh Timarchi</i> | |
| Communication-aware and Energy-efficient Resource Provisioning for Real-Time Cloud Services..... | 125 |
| <i>Aboozar Rajabi, Hamid Reza Faragardi, and Nasser Yazdani</i> | |
| RF Resource Planning in Application Specific Integrated Circuits to Improve Timing Closure..... | 131 |
| <i>Ali Mohammad Zarei and Ali Jahanian</i> | |
| A Novel Test Strategy and Fault-Tolerant Routing Algorithm for NoC Routers..... | 133 |
| <i>Sanaz Sadat Alamian, Ramin Fallahzadeh, Shaahin Hessabi, and Javad Alirezaie</i> | |
| High Throughput Multi Pipeline Packet Classifier on FPGA..... | 137 |
| <i>Rashid Isvand Khatami and Mahmood Ahmadi</i> | |
| Design and performance evaluation of a low cost Full Protected CMOS Latch..... | 139 |
| <i>Saeideh Shirinzadeh and Rahebeh Niaraki Asli</i> | |

Design Contest

| | |
|---|-----|
| Blokus Duo Game on FPGA..... | 145 |
| <i>Ali Jahanshahi, MohammadKazem Taram, and Nariman Eskandari</i> | |
| Maestro: A High Performance AES Encryption/Decryption System..... | 149 |
| <i>Mehrdad Biglari, Ehsan Qasemi, and Behnaz Pourmohseni</i> | |
| Author's Index | 153 |