

2013 International Conference on Field-Programmable Technology

(FPT 2013)

**Kyoto, Japan
9 – 11 December 2013**



IEEE Catalog Number: CFP13528-POD
ISBN: 978-1-4799-2200-0

CONTENTS

Cover Page

Copyright Page

Message from the General Chair and Program Co-Chairs

Hideharu Amano, Yajun Ha and Yoshiki Yamaguchi

Organization

Table of Contents

Keynote Lectures

Recent Advances in Die Stacking and 3D FPGA	1
Arif Rahman	
Reconfigurable chip Advantage compared with GPGPU from the compiler perspective.....	2
Kazutoshi Wakabayashi	
Why Put FPGAs in Your CPU Socket?	3
Paul Chow	

1.1 Best Paper Candidate Session

Accelerating Validation of Time-Triggered Automotive Systems on FPGAs	4
Shreejith Shanker, Suhaib Fahmy and Martin Lukasiewicz	
Exploiting Partially Defective LUTs: Why You Don't Need Perfect Fabrication	12
André DeHon and Nikil Mehta	
Maximum Flow Algorithms for Maximum Observability During FPGA Debug	20
Eddie Hung, Al-Shahna Jamal and Steven J.E. Wilton	
The Architecture and Placement Algorithm for A Uni-Directional Routing Based 3D FPGA	28
Junsong Hou, Heng Yu, Yajun Ha and Xin Liu	

1.2 Architecture

COFFE: Fully-Automated Transistor Sizing for FPGAs	34
Charles Chiasson and Vaughn Betz	
A Case for Hardened Multiplexers in FPGAs	42
S. Alexander Chin and Jason H. Anderson	
Debugging Processors with Advanced Features by Reprogramming LUTs on FPGA	50
Satoshi Jo, Amir Masoud Gharehbaghi, Takeshi Matsumoto and Masahiro Fujita	

1.3 FPGA Applications I

Virtual-to-Physical Address Translation for an FPGA-based Interconnect with Host and GPU Remote DMA Capabilities.	58
Roberto Ammendola, Andrea Biagioni, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Davide Rossetti, Francesco Simula, Laura Tosoratto and Piero Vicini	
Accelerating Iterative Algorithms with Asynchronous Accumulative Updates on FPGAs	66
Deepak Unnikrishnan, Sandesh Virupaksha, Lekshmi Krishnan, Lixin Gao and Russell Tessier	
High Throughput, Tree Automata based XML Processing using FPGAs	74
Reetinder Sidhu	
Transparent FPGA based Device for SQL DDoS Mitigation	82
Karthikeyan Pandiyarajan, Srijith Haridas and Kuruvilla Varghese	

1.4 Power-Aware and Dynamically Reconfigurable Systems

Discrete Event System Specification, Synthesis, and Optimization of Low-Power FPGA-based Embedded Systems	98
Tim Pifer, David Schwartz, Roman Lysecky, Chungman Seo and Bernard Zeigler	
Optimizing Time and Space Multiplexed Computation in a Dynamically Reconfigurable Processor	106
Takao Toi, Noritsugu Nakamura, Taro Fujii, Toshio Kitaoka, Katsumi Togawa, Koichiro Furuta and Toru Awashima	

2.1 High Level Synthesis I

SOAP: Structural Optimization of Arithmetic Expressions for High-Level Synthesis	112
Xitong Gao, Samuel Bayliss and George Constantinides	
Making Domain-Specific Hardware Synthesis Tools Cost-Efficient.....	120
Nithin George, David Novo, Tiark Rompf, Martin Odersky and Paolo Ienne	
System-Level FPGA Device Driver with High-Level Synthesis Support.....	128
Vipin Kizhepatt, Shreejith Shanker, Dulitha Gunasekara, Suhaib Fahmy and Nachiket Kapre	
Bitwidth-Optimized Hardware Accelerators with Software Fallback	136
Ana Klimovic and Jason Anderson	

2.2 FPGA Applications II

A Low Latency Kernel Recursive Least Squares Processor using FPGA Technology	144
Yeyong Pang, Shaojun Wang, Yu Peng, Nick Fraser and Philip H.W. Leong	
Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA	152
Xitian Fan, Chenlu Wu, Wei Cao, Xuegong Zhou, Shengye Wang and Lingli Wang	
TROJANUS: An Ultra-Lightweight Side-Channel Leakage Generator for FPGAs	160
Sebastian Kutzner, Axel Poschmann and Marc Stöttinger	
Real-time and Low Power Embedded L1-Optimization Solver Design	168
Zhi Ping Ang and Akash Kumar	

2.3 (Special Session) Coarse Grain Reconfigurable Architectures for Graphics

Efficient Execution of Augmented Reality Applications on Mobile Programmable Accelerators	176
Jason Jong Kyu Park, Yongjun Park and Scott Mahlke	
An OpenCL Optimizing Compiler for Reconfigurable Processors	184
Jeongho Nah, Jun Lee, Hongjune Kim, Jinseok Lee, Seok Joong Hwang, Donghoon Yoo and Jaejin Lee	
Real-time Ray Tracing on Coarse-grained Reconfigurable Processor	192
Jaedon Lee, Youngsam Shin, Won-Jong Lee, Soojung Ryu and Jeongwook Kim	
Mobile GPU Shader Processor based on Non-blocking Coarse Grained Reconfigurable Arrays	198
Architecture	
Kwontaek Kwon, Sungjin Son, Jeongsoo Park, Jeongae Park, Sangoak Woo, Seokyeon Jung and Soojung Ryu	

3.1 High Performance Computing

Acceleration of Real-time Proximity Query for Dynamic Active Constraints	206
Thomas C.P. Chau, Ka-Wai Kwok, Gary C.T. Chow, Kuen Hung Tsoi, Kit-Hang Lee, Zion Tse, Peter Y.K. Cheung and Wayne Luk	

Dynamic Stencil: Effective Exploitation of Run-time Resources in Reconfigurable Clusters	214
Xinyu Niu, Jose G. F. Coutinho , Yu Wang and Wayne Luk	
FlexGrip: A Soft GPGPU for FPGAs	230
Kevin Andryc, Murtaza Merchant and Russell Tessier	
3.2 Physical Level EDA	
Maximizing Speed and Density of Tiled FPGA Overlays via Partitioning	238
Charles Eric LaForest and J. Gregory Steffan	
Improving Clock-Rate of Hard-Macro Designs	246
Christopher Lavin, Brent Nelson and Brad Hutchings	
Exploiting Stochastic Delay Variability on FPGAs with Adaptive Partial Rerouting	254
Zhenyu Guan, Justin S. J. Wong, Sumanta Chaudhuri, George Constantinides and Peter Y. K. Cheung	
Automated Multi-Device Placement, I/O Voltage Supply Assignment, and Pin Assignment in Circuit Board Design	262
Daniel Seemuth and Katherine Morrow	
3.3 High Level Synthesis II	
From Software Threads to Parallel Hardware in High-Level Synthesis for FPGAs	270
Jongsok Choi, Stephen Brown and Jason Anderson	
StML: Bridging the Gap between FPGA Design and HDL Circuit Description	278
Dustin Peterson, Oliver Bringmann, Thomas Schweizer and Wolfgang Rosenstiel	
Derivation of Efficient FSM from Loop Nests	286
Tomofumi Yuki, Antoine Morvan and Steven Derrien	
An Automated Flow for the High Level Synthesis of Coarse Grained Parallel Applications	294
Vito Giovanni Castellana and Fabrizio Ferrandi	
Poster Session I	
A High-Throughput FPGA Architecture for Parallel Connected Components Analysis Based on Label Reuse	302
Michael Klaiber, Donald Bailey, Silvia Ahmed, Yousef Baroud and Sven Simon	
Teaching FPGA Security	306
Lilian Bossuet	
Fast Boolean Matching Based on NPN Classification	310
Zheng Huang, Lingli Wang, Yakov Nasikovskiy and Alan Mishchenko	
Multi-Personality Partitioning for Heterogeneous Systems	314
Anthony Gregerson, Aman Chadha and Katherine Morrow	
A Hardware Acceleration of a Phylogenetic Tree Reconstruction with Maximum Parsimony Algorithm using FPGA	318
Henry Block and Tsutomu Maruyama	
Application-Specific Customisation of Market Data Feed Arbitration	322
Stewart Denholm, Hiroaki Inoue, Takashi Takenaka and Wayne Luk	
A Connection-based Router for FPGAs	326
Elias Vansteenkiste, Karel Bruneel and Dirk Stroobandt	

Flexible Hierarchy Ray Tracing on FPGAs	330
Sam Collinson and Oliver Sinnen	
Design and Optimization of Heterogeneous Tree-based FPGA using 3D Technology	334
Vinod Pangracious, Zied Marrakchi and Habib Mehrez	
NFA Reduction for Regular Expressions Matching Using FPGA.....	338
Vlastimil Kořař, Martin Źádník and Jan Kořenek	
Runtime Hardware/Software Task Transition Scheduling for Runtime-Adaptable Embedded Systems	342
Nathan Sandoval, Casey Mackin, Sean Whitsitt, Roman Lysecky and Jonathan Sprinkle	
A Speculative Gather System for Cool Mega-Array	346
Rie Uno, Nobuaki Ozaki, Mai Izawa, Akihito Tsusaka, Takaaki Miyajima and Hideharu Amano	

Poster Session II

An Acceleration Method of Short Read mapping using FPGA.....	350
Yoko Sogabe and Tsutomu Maruyama	
Quantum FPGA Architecture Design	354
Jialin Chen, Lingli Wang and Bin Wang	
Real-time High-quality Stereo Vision System in FPGA	358
Wen-Qiang Wang, Jing Yan, Ning-Yi Xu, Yu Wang and Feng-Hsiung Hsu	
High-Level Synthesis of Dynamic Data Structures: A Case Study Using Vivado HLS	362
Felix Winterstein, Samuel Bayliss and George Constantinides	
Datapath Fault Tolerance for Parallel Accelerators	366
James J. Davis and Peter Y. K. Cheung	
Hardware Acceleration of Biomedical Models with OpenCMISS and CellML	370
Ting Yu, Chris Bradley and Oliver Sinnen	
sAES: A High Throughput and Low Latency Secure Cloud Storage with Pipelined DMA Based PCIe	374
Interface	
Yongzhen Chen, Miguel Rodel Felipe, Yi Wang, Yajun Ha, Shuqin Ren and Khin Mi Mi Aung	
A 66.1 Gbps Single-pipeline AES on FPGA	378
Qiang Liu, Zhenyu Xu and Ye Yuan	
Partially Reconfigurable Flux Calculation Scheme in Advection Term Computation	382
Mohamad Sofian Abu Talip, Takayuki Akamine, Mao Hatto, Yasunori Osana, Naoyuki Fujita and Hideharu Amano	
FPGA-accelerated Key Search for Cold-Boot Attacks against AES	386
Heinrich Riebler, Tobias Kenter, Christoph Sorge and Christian Plessl	
A Low power Reconfigurable Accelerator using a Back-gate Bias Control Technique	390
Hongliang Su, Weihang Wang, Kuniaki Kitamori and Hideharu Amano	
Adaptive Compression for Instruction Code of Coarse Grained Reconfigurable Architectures	394
Moo-Kyoung Chung, Jun-Kyoung Kim, Yeon-Gon Cho and Soojung Ryu	
A Non-intrusive Portable Fault Injection Framework to Assess Reliability of FPGA-based Designs	398
Elyas Abolhassani Ghazaani, Zana Ghaderi and Seyed Ghassem Miremadi	

Poster Session III

High-Order Reconfigurable FIR Filter Design Based on Statistical Analysis of CSD Coefficients	402
Rui Jia, Fei Wang, Rui Chen, Xin-Gang Wang, Delong Shang and Hai-Gang Yang	
Color configuration method for an optically reconfigurable gate array.....	406
Takumi Fujimori and Minoru Watanabe	

Revisiting the reduction circuit: a case study for simultaneous architecture and precision optimisation	410
David Boland and George A. Constantinides	
EasyPR - an Easy Usable Open Source PR System	414
Dirk Koch, Christian Beckhoff, Alexander Wold and Jim Torresen	
A Hardware Implementation of Bag of Words and Simhash for Image Recognition	418
Shengye Wang, Chen Liang, Xuegong Zhou, Wei Cao, Chenlu Wu, Xitian Fan and Lingli Wang	
An FPGA-cluster-accelerated Match Engine for Content-based Image Retrieval	422
Chen Liang, Chenlu Wu, Xuegong Zhou, Wei Cao, Shengye Wang and Lingli Wang	
Spatio-Temporally-Shared Reconfigurable Fast Fourier Transform Architecture Design	426
Hung-Lin Chao, Chun-Yang Peng, Cheng-Chien Wu, Ken-Shin Huang, Chun-Hsien Lu, Jih-Sheng Shen and Pao-Ann Hsiung	
A high-speed FFT based on a six-step algorithm: Applied to a radio telescope for a solar radio burst	430
Hiroki Nakahara, Kazumasa Iwai and Hiroyuki Nakanishi	
A Defect-tolerant Cluster in a Mesh SRAM-based FPGA	434
Arwa Ben Dhia, Rehman Saif Ur, Adrien Blanchardon, Lirida Naviner, Mounir Benabdenbi, Roselyne Chotin-Avot, Emna Amouri, Habib Mehrez and Zied Marrakchi	
Reconfigurable Filtered Acceleration of Short Read Alignment	438
James Arram, Wayne Luk and Peiyong Jiang	
Efficient methods for out-of-order load/store execution for high-performance soft processors	442
Henry Wong, Vaughn Betz and Jonathan Rose	
Semantics-directed Machine Architecture in ReWire	446
Adam Procter, William Harrison, Ian Graves, Michela Becchi and Gerard Allwein	
ZCluster: A Zynq-based Hadoop Cluster	450
Zhongduo Lin and Paul Chow	

Demo Session

An Open-Source SATA Core for Virtex-4 FPGAs	454
Cory Gorman, Paul Siqueira, and Russell Tessier	
Direct Virtual Memory Access from FPGA for High-Productivity Heterogeneous Computing	458
Ho-Cheung Ng, Yuk-Ming Choi and Hayden Kwok-Hay So	
Testing Reliability Techniques for SoCs with Fault Tolerant CGRA by using live FPGA Fault Injection	462
Johannes Maximilian Kühn, Thomas Schweizer, Dustin Peterson, Tommy Kuhn and Wolfgang Rosenstiel	
Task level pipelining with PEACH2: an FPGA switching fabric for high performance	466
computing Takaaki Miyajima, Takuya Kuhara, Toshihiro Hanawa, Hideharu Amano and Taisuke Boku	
Enhancing Communication On Automotive Networks Using Data Layer Extensions	470
Shreejith Shanker and Suhaib A. Fahmy	
A Prototyping System for Hardware Distributed Objects with Diversity of Programming Languages	474
Takeshi Ohkawa, Takashi Yokota and Kanemitsu Ootsu	

Ph.D. Forum

Fast Simulation of Digital Spiking Silicon Neuron Model Employing Reconfigurable Dataflow	478
Computing Will Li, Shridhar Chaudhary, Ray Cheung, Takeshi Matsumoto and Masahiro Fujita	
Hardware acceleration for the banded Smith-Waterman algorithm with the cycled systolic array	480
Peng Chen, Chao Wang, Xi Li and Xuehai Zhou	

Design Competition Papers

Implementation of a Highly Scalable Blokus Duo Solver on FPGA.....	482
Chester Liu	
From C to Blokus Duo with LegUp High-Level Synthesis	486
Jiu Cheng Cai, Ruolong Lian, Mengyao Wang, Andrew Canis, Jongsok Choi, Blair Fort, Eric Hart, Emily Miao, Yanyan Zhang, Nazanin Calagar, Stephen Brown and Jason Anderson	
The Liquid Metal Blokus Duo Design	490
Erik Altman, Joshua Auerbach, David Bacon, Ioana Baldini, Perry Cheng, Stephen Fink and Rodric Rabbah	
FPGA Blokus Duo Solver using a massively parallel architecture	494
Takashi Yoza, Retsu Moriwaki, Yuki Torigai, Yuki Kamikubo, Takayuki Kubota, Takahiro Watanabe, Takumi Fujimori, Hiroyuki Ito, Masato Seo, Kouta Akagi, Yuichiro Yamaji and Minoru Watanabe	
Artificial Intelligence of Blokus Duo on FPGA Using Cyber Work Bench	498
Naru Sugimoto, Takaaki Miyajima, Takuya Kuhara, Yuki Katuta, Takushi Mitsuichi and Hideharu Amano	
An FPGA-based specific processor for Blokus Duo	502
Javier Olivito, Carlos González and Javier Resano	
An Implementation of Blokus Duo player on FPGA.....	506
Akira Kojima	

Correction Paper

Correction to “Graph Minor Approach for Application Mapping on CGRAs”.....	510
Liang Chen and Tulika Mitra	

Author Index