

2013 8th International Design and Test Symposium

(IDT 2013)

**Marrakesh, Morocco
16-18 December 2013**



**IEEE Catalog Number: CFP1363D-POD
ISBN: 978-1-4799-3526-0**

TABLE OF CONTENTS

Functional Verification Of Complete Sequential Behaviors: A Formal Treatment Of Discrepancies Between System-Level And RTL Descriptions	1
<i>C. Marquez, M. Strum, W. Chau</i>	
Verification Of Multi Decisional Reactive Agent Using SMV Model Checker	7
<i>A. Haqiq, B. Bounabat</i>	
Validation And Robustness Assessment Of An Automotive System	13
<i>M. Desogus, M. Reorda, L. Sterpone, V. Avantaggiati, G. Audisio, M. Sabatini</i>	
Traffic-Based Virtual Channel Activation For Low-Power NoC	19
<i>S. Muhammad, M. El-Moursy, A. El-Moursy, A. Refaat</i>	
High Throughput Asynchronous NoC Switch For High Process Variation	25
<i>R. Ezz-Eldin, M. El-Moursy, H. Hamed</i>	
Energy Efficient On-Chip Wireless Interconnects With Sleepy Transceivers	29
<i>H. Mondal, S. Deb</i>	
Accurate And Efficient Identification Of Worst-Case Execution Time For Multicore Processor: A Survey	35
<i>H. Mushtaq, Z. Al-Ars, K. Bertels</i>	
A BIST Method For TSVs Pre-Bond Test	41
<i>H. Zimouche, G. Natale, M. Flottes, B. Rouzeyre</i>	
On The Impact Of Fault List Partitioning In Parallel Implementations For Dynamic Test Compaction Considering Multicore Systems	47
<i>S. Neophytou, S. Hadjitheophanous, M. Michael</i>	
Memory Controller Architectures: A Comparative Study	53
<i>K. Khalifa, H. Fawzy, S. El-Ashry, K. Salah</i>	
Grammar-Based Program Generation Based On Model Finding	59
<i>M. Soeken, R. Drechsler</i>	
Evaluation Of The Angle Of Arrival Based Techniques	64
<i>R. Asif, M. Usman, T. Ghazaany, A. Hussaini, R. Abd-Alhameed, S. Jones, J. Noras, J. Rodriguez</i>	
Improved Multi-Antenna System Capacity Using Beamformer Weights	67
<i>K. Anoh, E. Elkazmi, R. Abd-Alhameed, O. Madubuko, M. Bin-Melha, S. Jones, T. Ghazaany</i>	
Resource Reservation Technique For Handover Calls Using Integrated Modeling Technique	71
<i>F. Onah, M. Ezeja, C. Ani</i>	
Liquid Level Monitoring Using Passive RFID Tags	77
<i>A. Atojoko, M. Bin-Melha, E. Elkazmi, M. Usman, R. Abd-Alhameed, C. See</i>	
Performance Evaluation Of ZF And MMSE Equalizers For Wavelets V-Blast	82
<i>R. Asif, M. BinMilha, A. Hussaini, R. Abd-Alhameed, S. Jones, J. Noras, J. Rodriguez</i>	
Opportunistic Redundancy For Improving Reliability Of Embedded Processors	86
<i>Z. Wang, R. Li, A. Chattopadhyay</i>	
Assertion Based On-Line Fault Detection Applied On UHF RFID Tag	92
<i>I. Mezzah, O. Kermia, H. Chemali, O. Abdelmalek, V. Berouille, D. Hely</i>	
On The Evaluation Of Soft-Errors Detection Techniques For GPGPUs	97
<i>D. Sabena, M. Reorda, L. Sterpone, P. Rech, L. Carro</i>	
Through Glass Via Thermomechanical Analysis: Geometrical Parameters Effect On Thermal Stress	103
<i>A. Benali, M. Bouya, M. Faqir, A. Amrani, M. Ghogho, A. Benabdellah</i>	
BTI Impact On SRAM Sense Amplifier	108
<i>I. Agbo, S. Khan, S. Hamdioui</i>	
Blurring Prediction In Monocular SLAM	114
<i>L. Russo, G. Farulla, M. Indaco, S. Rosa, D. Rolfo, B. Bona</i>	
A TSV-Based Architecture For AC-DC Converters	120
<i>K. Salah</i>	
Single-Ended Sense Amplifier Robustness Evaluation For OxRRAM Technology	124
<i>H. Aziza, M. Bocquet, M. Moreau, J. Portal</i>	
Simulation And Experimental Verification: Dopant-Free Si-Nanowire CMOS Technology On Silicon-On-Insulator Material	129
<i>U. Schwalke, F. Wessely, T. Krauss</i>	
On The Design Of A High-Performance Digital Radar System	135
<i>H. Mir, L. Albasha</i>	

Design Tradeoffs For Voltage Controlled Crystal Oscillators With Built-In Calibration Mechanisms.....	141
<i>J. Cardoso, J. Silva</i>	
Energy-Efficient Truncated Multipliers With Scaling	147
<i>I. Abdelghany, W. Saab, T. Sakakini, A. Yassine, A. Chehab, A. Kayssi, I. Elhajj</i>	
Performance Comparison Between Air-Gap Based Coaxial TSV And Conventional Circular TSV In 3D-ICs.....	153
<i>K. Salah</i>	
Enabling Difference-Based Dynamic Partial Self Reconfiguration For Large Difference	156
<i>S. Goren, O. Ozkurt, Y. Turk, A. Yildiz, H. Ugurdag</i>	
NOC Based MPSOC Directory Based Cache Coherency With OCP-IP Protocol	162
<i>O. Hammami, X. Li</i>	
Reducing Random-Dopant Fluctuation Impact On Core-Speed And Power Variability In Many-Core Platforms	165
<i>S. Majzoub, Z. Alars, S. Hamidioui</i>	
A 0.4V, 790μW CMOS Low Noise Amplifier In Sub-Threshold Region At 1.5GHz	171
<i>A. Zafarian, I. Fard, A. Golmakani, J. Shirazi</i>	
Automated Flow For Generating CMOS Custom Memory Bit Map Between Logical And Physical Implementation	177
<i>B. Mohammad, N. Eleyan, G. Seok, H. Kim</i>	
Analysis And Design Of Analog-Based Voltage Controlled Oscillator Linearization Technique.....	183
<i>W. El-Halwagy, M. Dessouky, H. El-Ghitani</i>	
Fault Tolerance On Multicore Processors Using Deterministic Multithreading.....	189
<i>H. Mushtaq, Z. Al-Ars, K. Bertels</i>	
Design Space Exploration And Synthesis For Digital Signal Processing Algorithms From Simulink Models.....	195
<i>S. Butt, L. Lavagno</i>	
A Low Propagation Delay Dispersion Comparator For Low Cost Level-Crossing ADCs	201
<i>K. Khalil, M. Abbas, M. Abdelgawad</i>	
A Novel Approach For Functional Verification Of Memory Protocol Standard	206
<i>O. Samir, M. Kassem, M. Sameh, S. Aly, M. Rizk, M. Abdelsalam, A. Salem</i>	
A Simple Digital Detection Scheme For Demodulating QPSK Signals In Super-Regenerative Receiver Architecture	209
<i>G. Ibrahim, A. Hafez, H. Khalil</i>	
A 5-Bit 1.5 GS/s ADC Using Reduced Comparator Architecture	213
<i>Saloni, M. Goswami, B. Singh</i>	
Optimizing Test Architecture Of 3D Stacked ICs For Partial Stack/Complete Stack Using Hard SOCs.....	216
<i>S. Roy, C. Giri, H. Rahaman</i>	
Power Constraints Test Scheduling Of 3D Stacked ICs	219
<i>S. Roy, J. Sengupta, C. Giri, H. Rahaman</i>	
Efficient FPGA Implementation Of H.264 CAVLC Entropy Decoder	225
<i>A. Sibli, E. Baaklini, H. Sbeity, A. Fadlallah, S. Niar</i>	
An Evolutionary Approach To Reversible Logic Synthesis Using Output Permutation	228
<i>K. Datta, I. Sengupta, H. Rahaman, R. Drechsler</i>	
Energy Consumption In Reconfigurable MPSoC Architecture: Two-Level Caches Optimization Oriented Approach	234
<i>A. Bengueddach, B. Senouci, S. Niar, B. Beldjilali</i>	
The Optimum Booth Radix For Low Power Integer Multipliers	240
<i>H. Saleh, B. Mohammad, E. Swartzlander</i>	
A Functional Test Algorithm For The Register Forwarding And Pipeline Interlocking Unit In Pipelined Microprocessors	244
<i>P. Bernardi, D. Boyang, L. Ciganda, E. Sanchez, M. Reorda, M. Grosso, O. Ballan</i>	
Compilation Optimization Exploration For Thermal Dissipation Reduction In Embedded Systems	250
<i>M. Saad, A. Jedidi, S. Niar, M. Abid</i>	
Architectural Support For Runtime Verification On ccNUMA Multiprocessors	253
<i>A. Nassar, F. Kurdahi</i>	
Experimental Evaluation Of Latency Coding For Gas Recognition	259
<i>J. Al-Yamani, F. Boussaid, A. Bermak, D. Martinez</i>	
Impact Of Partial Resistive Defects And Bias Temperature Instability On SRAM Decoder Reliability	263
<i>S. Khan, M. Taouil, S. Hamdioui, H. Kukner, P. Raghavan, F. Catthoor</i>	
A Multi-Scale Analysis And Compressive Sensing Based Energy Aware Fall Detection System	269
<i>M. Neggazi, L. Hamami, A. Amira</i>	

Silicon CMOS Interdigitated-MSM Photodetector And Self-Mixer For Low-Cost Crash-Avoidance	
Ladar System	272
<i>E. Awad, T. Rezk, A. Abou-Auf</i>	
SAFE: A Self Adaptive Frame Enhancer FPGA-Based IP-Core For Real-Time Space Applications	275
<i>S. Carlo, G. Gambardella, P. Lanza, P. Prinetto, D. Rolfo, P. Trotta</i>	
ZipStream: Improving Dependability In Dynamic Partial Reconfiguration	281
<i>S. Carlo, G. Gambardella, T. Bao, P. Prinetto, D. Rolfo, P. Trotta</i>	
An Efficient BER-Based Reliability Method For SRAM-Based FPGA	287
<i>F. Sahraoui, F. Ghaffari, M. Benkhelifa, B. Granado</i>	
Systolic Architecture For Hardware Implementation Of Two-Dimensional Non-Separable Filter-Bank	293
<i>B. Mohanty, S. Al-Maadeed, A. Amira</i>	
Spatio-Temporal Scheduling For 3D Reconfigurable & Multiprocessor Architecture	299
<i>Q. Khuat, Q. Le, D. Chillet, S. Pillement</i>	
Exploring Test Opportunities For Memory And Interconnects In 3D ICs	305
<i>M. Taouil, M. Lefter, S. Hamdioui</i>	
Novel Designs Of Digital Detection Analyzer For Intelligent Detection And Analysis In Digital Microfluidic Biochips	311
<i>P. Roy, M. Patra, H. Rahaman, P. Dasgupta</i>	
NOCBENCH: NOC Synthesis Benchmarks	317
<i>O. Hammami, X. Li</i>	
NOC Synthesis Vs ITRS Predictions: The Challenges Of Linear Programming Based Synthesis	322
<i>O. Hammami</i>	
Performance Of Different Wavelet Families Using DWT And DWPT - Channel Equalization Using ZF And MMSE	325
<i>R. Asif, A. Hussaini, R. Abd-Alhameed, S. Jones, J. Noras, E. Elkhazmi, J. Rodriguez</i>	
Comparison Of Orthogonal And Biorthogonal Wavelets For Multicarrier Systems	331
<i>O. Anoh, R. Abd-Alhameed, S. Jones, M. Noras, Y. Dama, A. Altimimi, N. Ali, M. Alkhambashi</i>	
Indoor Localization Using Received Signal Strength	335
<i>H. Obeidat, R. Abd-Alhameed, J. Noras, S. Zhu, T. Ghazaany, N. Ali, E. Elkhazmi</i>	
FPGA Implementation Of The M-ary Modular Exponentiation	341
<i>A. Nadjia, A. Mohamed</i>	
RSD Based Karatsuba Multiplier For ECC Processors	343
<i>H. Marzouqi, M. Al-Qutayri, K. Salah</i>	
An UHF RFID Emulation Platform With Fault Injection And Real Time Monitoring Capabilities	345
<i>O. Abdelmalek, D. Hely, V. Beroulle, I. Mezzah</i>	
Transparent Testing For Intra-Word Memory Faults	347
<i>I. Voyiatzis, C. Efstathiou, C. Sgouropoulou</i>	
Verifying Generic IEC 61508 CPU Self-Tests With Fault Injection	349
<i>C. Preschern, N. Kajtazovic, A. Holler, C. Steger, C. Kreiner</i>	
Universal Fused Floating-Point Dot-Product Unit (UFDP)	351
<i>H. Saleh, B. Mohammad</i>	
Test Set Embedding Into Accumulator-Generated Sequences Targeting Hard-To-Detect Faults	353
<i>I. Voyiatzis, S. Neophytou, M. Michael, S. Hadjitheophanous, C. Sgouropoulou, C. Efstathiou</i>	
High Radix Montgomery Modular Multiplication On FPGA	355
<i>A. Mohamed, A. Nadjia</i>	
Memristor For Energy Efficient Wireless Sensor Node	357
<i>Y. Halawani, B. Mohammad, D. Humouz, M. Al-Qutayri, H. Saleh</i>	
Author Index	