

2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits

(EMC Compo 2013)

**Nara, Japan
15-18 December 2013**



**IEEE Catalog Number: CFP1348P-POD
ISBN: 978-1-4799-5004-1**

Session Program

Date: Sunday, 15/Dec/2013

JW1: Joint Workshop 1 *Time: Sunday, 15/Dec/2013: 9:00am - 10:30am* · *Location: Kinsho Hall*

JW1-1: Devices, Circuits, Packages and Systems Understanding their Interplay for Managing Signal, Power and Thermal Integrity

Madhavan Swaminathan

Georgia Institute of Technology, Atlanta, USA

JW1-2: The Pathways to Cost-Effective Power/Signal Integrity Designs for High-Performance Mobile Systems

Woong Hwan Ryu

Samsung Electronics, Korea, Republic of (South Korea)

JW2: Joint Workshop 2 *Time: Sunday, 15/Dec/2013: 10:50am - 12:10pm* · *Location: Kinsho Hall*

JW2-1: Transition from 2D to 3D IC design: Advantage, Challenge and Solutions

William Wu Shen

TSMC Corp., Taiwan

JW2-2: Introduction of JEITA LPB WG

Yoshinori Fukuba

JEITA EDA technical committee LSI-Package-Board Interoperable Design Working Group, Japan

TU1: LPB: *Time: Sunday, 15/Dec/2013: 2:00pm - 3:00pm* · *Location: Kinsho Hall*

TU1: JEITA LSI-Package-Board (LPB) Standard Format

Yoshinori Fukuba

JEITA EDA technical committee LSI-Package-Board Interoperable Design Working Group, Japan

TU2: SEISME: *Time: Sunday, 15/Dec/2013: 3:20pm - 4:20pm* · *Location: Kinsho Hall*

TU2: Simulation of Emission and Immunity of Systems and Modules Electronics

Christian MAROT¹, Andre DURIER², Etienne SICARD³, Alain SAUVAGE⁴, Zouhair RIAH⁵, Olivier Crepel⁶, Olivier MAURICE⁷, Genevieve DUCHAMP⁸

¹EADS IW, France; ²CONTINENTAL Corporation; ³INSA Toulouse; ⁴AIRBUS SAS; ⁵ESIGELEC; ⁶EADS IW, France; ⁷GERAC; ⁸IMS-Bordeaux, France

Date: Monday, 16/Dec/2013

SI: Signal Integrity *Time: Monday, 16/Dec/2013: 8:50am - 10:10am* · *Location: Kinsho Hall*

SI-1: A Technique for Estimating Signal Waveforms at Inaccessible Points in High Speed Digital Circuits

pp. 1-4

Tomohiro Kinoshita, Shoichi Hara, Eiji Takahashi, Kazuhide Uriu, Panasonic Corporation, Japan

SI-2: Design and Measurement of a Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Differential Signaling

pp. 5-9

Heegon Kim¹, Jonghyun Cho¹, Daniel Hyunsuk Jung¹, **Jonghoon Jay Kim**¹, Sumin Choi¹, Junho Lee², Kunwoo Park², Joungho Kim¹

¹KAIST, Korea, Republic of (South Korea); ²SK Hynix Semiconductor Inc., Korea, Republic of (South Korea)

Session Program

SI-3: Signal Integrity and EMC Performance Enhancement using 3D Integrated Circuits – A Case Study Etienne SICARD¹, Jianfei WU², Jian-cheng LI² ¹ INSA, France; ² National University of Defense Technology, China	pp. 10-14
SI-4: Kron Simulation of Field-to-line Coupling using a Meshed and a Modified Taylor Cell Sjoerd Op 't Land¹, Richard Perdriau¹, Mohamed Ramdani¹, Olivier Maurice², M'hamed Drissi³ ¹ Groupe ESEO, France; ² GERAC, France; ³ INSA de Rennes, France	pp. 15-20
WS: APD and Near-field Measurement <i>Time: Monday, 16/Dec/2013: 10:40am - 12:00pm · Location: Kinsho Hall</i>	
WS-1: Measurement of amplitude probability distribution of an EM noise for analyzing its impact on wireless systems Yasushi Matsumoto National Institute of Information and Communications Technology, Japan	
WS-2: Developing a Multi-channel Near-field Measurement System to Detect Electromagnetic Noise on Electronic Devices Using APD Measurement Method Hiroshi Tsutaogawa Peritec Corporation, Japan	
WS-3: Binocular analysis for RF Cross Domain Analyzer Yasunori Hirai Advantest Corporation, Japan	
KS: Keynote Speech <i>Time: Monday, 16/Dec/2013: 1:50pm - 2:35pm · Location: Kinsho Hall</i>	
KS: Semiconductor Innovation for Smart Society and Its EMC Solutions Toru Shimizu Renesas Electronics Corp., Japan	
EMI: Emission Measurement and Control <i>Time: Monday, 16/Dec/2013: 2:35pm - 3:35pm · Location: Kinsho Hall</i>	
EMI-1: Extraction of Deterministic and Random LSI Noise Models with the Printed Reverberation Board Umberto Paoletti, Takashi Suga Hitachi, Ltd., Yokohama Research Laboratory, Japan	pp. 21-26
EMI-2: Broadband Detection of Radiating Moments using the TEM-cell and a Phase-calibrated Oscilloscope Renaud Gillon¹, Niko Bako², Adrijan Baric² ¹ ON Semiconductor Belgium BVBA, Belgium; ² Faculty of Electrical Engineering, University of Zagreb, Croatia	pp. 27-32
EMI-3: Substrate Noise Reduction Based on Impedance Balance using Tunable Resistances Atsushi Nakamura¹, Masaaki Maeda², Tohlu Matsushima², Osami Wada² ¹ Renesas Electronics; ² Kyoto University, Japan	pp. 33-36
SS: [Special Session] Tackling EMC in Real IC Chips <i>Time: Monday, 16/Dec/2013: 4:00pm - 6:00pm · Location: Kinsho Hall</i>	
SSI-1: Different IC Radiated-emission Models to Analyze Far-field Radiation of a Test PCB Jingnan Pan, Yaojiang Zhang, Jun Fan Missouri University of Science and Technology, United States of America	

Session Program

SSI-2: An Integrated Simulation Approach for Addressing the Chip-Package-Board Power Noise Challenge

Dian Yang

Apache Design Inc. Subsidiary of ANSYS, Inc.

SS-3: Measurement-based Diagnosis of Wireless Communication Performance in the Presence of In-band Interferers in RF ICs

pp. 37-41

Makoto Nagata¹, Shunsuke Shimazaki¹, Naoya Azuma¹, Satoru Takahashi², Motoki Murakami³, Kazuaki Hori³, Satoshi Tanaka⁴, Masahiro Yamaguchi⁴
¹Kobe-univ., Japan; ²Renesas Mobile Corp, Japan; ³Renesas Electronics Corp., Japan; ⁴Tohoku Univ., Japan

SS-4: Measurements and Simulation of Substrate Noise Coupling in RF ICs with CMOS Digital Noise Emulator

pp. 42-46

Naoya Azuma¹, Shunsuke Shimazaki¹, Noriyuki Miura¹, Makoto Nagata¹, Tomomitsu Kitamura², Satoru Takahashi², Motoki Murakami³, Kazuaki Hori³, Atsushi Nakamura³, Kenta Tsukamoto⁴, Mizuki Iwanami⁴, Eiji Hankui⁴, Sho Muroga⁵, Yasushi Endo⁵, Satoshi Tanaka⁵, Masahiro Yamaguchi⁵
¹Kobe-univ., Japan; ²Renesas Mobile Corp, Japan; ³Renesas Electronics Corp., Japan; ⁴NEC Corporation, Japan; ⁵Tohoku Univ., Japan

SS-5: In-Band Spurious Attenuation in LTE-Class RFIC Chip using a Soft Magnetic Thin Film

pp. 47-52

Sho Muroga¹, Yutaka Shimada¹, Yasushi Endo¹, Satoshi Tanaka¹, Naoya Azuma², Makoto Nagata², Motoki Murakami³, Satoru Takahashi⁴, Kazuaki Hori³, Masahiro Yamaguchi¹

¹Tohoku University, Japan; ²Kobe University, Japan; ³Renesas Electronics Corporation, Japan; ⁴Renesas Mobile Corporation, Japan

Date: Tuesday, 17/Dec/2013

STD: Standards for Semiconductor EMC

Time: Tuesday, 17/Dec/2013: 8:30am - 10:10am

Location: Kinsho Hall

STD-1: Conducted immunity of three Op-Amps using the DPI measurement technique and VHDL-AMS modeling

pp. 53-58

Siham HAIROUD AIRIEAU, Tristan DUBOIS, Angélique TETELIN, Geneviève DUCHAMP
Univ. Bordeaux, IMS, UMR 5218, France

STD-2: Improvement of Reproducibility of DPI Method to Quantify RF Conducted Immunity of LDO Regulator

pp. 59-62

Tohlu Matsushima, Nobuaki Ikehara, Takashi Hisakado, Osami Wada
Kyoto University, Japan

STD-3: A Generalized Accurate Modelling Method for Automotive Bulk Current Injection (BCI) Test Setups up to 1 GHz

pp. 63-68

Sergey Miropolsky, Alexander Sapadinsky, Stephan Frei
AG Bordsysteme, Technische Universität Dortmund, Dortmund, Germany

STD-4: IC-Stripline Design Optimization using Response Surface Methodology

pp. 69-73

Tvrtko Mandić, Renaud Gillon, Adrijan Barić
¹University of Zagreb, Faculty of Electrical Engineering and Computing, Croatia; ²ON Semiconductors BVBA, Belgium

STD-5: Study of radiated immunity of an electronic system in a reverberating chamber

pp. 74-77

Laurent GUIBERT¹, Patrick MILLOT¹, Xavier FERRIÈRES¹, Etienne SICARD²
¹ONERA Centre de Toulouse, France; ²INSA Toulouse, France

DSN: EMC-aware IC Design

Time: Tuesday, 17/Dec/2013: 10:40am - 12:00pm

Location: Kinsho Hall

DSN-1: Transient Analysis of EM Radiation Associated with Information Leakage from Cryptographic ICs

pp. 78-82

Yuichi Hayashi¹, Naofumi Homma¹, Takafumi Aoki¹, Yuichiro Okugawa², Yoshiharu Akiyama²
¹Tohoku University, Japan; ²Nippon Telegraph and Telephone Corporation, Japan

DSN-2: Noise-immune Design of Schmitt Trigger Logic Gate using DTMOS for Sub-threshold Circuits

pp. 83-88

KyungSoo Kim, Wansoo Nah, SoYoung Kim
SungKyunkwan University, Korea, Republic of (South Korea)

Session Program

DSN-3: Reliability Analysis of an On-chip Watchdog for Embedded Systems Exposed to Radiation and EMI

pp. 89-94

Chri'stofer Oliveira¹, Juliano Benfica¹, Leti'cia BolzaniPoehls¹, Fabian Vargas¹, Jose' Lipovetzky², Ariel Lutenberg², Edmundo Gatti³, Fernando Hernandez⁴, Alexandre Boyer⁵

¹Catholic University - PUCRS, Brazil; ²Universidad de Buenos Aires, Buenos Aires, Argentina; ³Instituto Nacional de Tecnologia Industrial - INTI, Buenos Aires, Argentina; ⁴Universidad ORT, Montevideo, Uruguay; ⁵LAAS-CNRS / Universite' de Toulouse, Toulouse, France

DSN-4: An Optimizing Technique to Lower Both Phase Noise and Susceptibility of a Voltage Controlled Oscillator

pp. 95-100

Jeremy Raoult, Amable Blain, Sylvie Jarrix
IES, France

PDE: Power Device EMC

Time: Tuesday, 17/Dec/2013: 2:00pm - 3:00pm

Location: Kinsho Hall

PDE-1: EMC Analysis of Current Source Gate Drivers

pp. 101-106

Alexis Schindler¹, Bernhard Wicht¹, Benno Koeppi²

¹Reutlingen University, Germany; ²Infineon Technologies AG

PDE-2: EMI Resisting LDO Voltage Regulator with Integrated Current Monitor

pp. 107-112

Philipp Schröter¹, Stefan Jahn¹, Frank Klotz¹, Fabio Ballarin², Fabio Gini², Marco Piselli²

¹Infineon Technologies AG, Germany; ²Infineon Technologies Italia

PDE-3: A Study on Gate Voltage Fluctuation of MOSFET Induced by Switching Operation of Adjacent MOSFET in High Voltage

pp. 113-118

Power Conversion Circuit

Tsuyoshi Funaki

Osaka University, Japan

Poster Session

Time: Tuesday, 17/Dec/2013: 3:20pm - 5:00pm

Location: Small Hall

PP-01: Active Magnetic Field Canceling System

pp. 119-122

Wei-Ii Sun¹, Feng-Chang Chuang^{2,3}, Yu-Lin Song⁴, Chwen Yu⁵, Tzyh-Ghuang Ma¹, Tzong-Lin Wu², Luh-Maan Chang³

¹Communication and Electromagnetic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan; ²Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan.; ³Department of Civil Engineering, National Taiwan University, Taipei, Taiwan; ⁴High Technology Research Center, Yen Tjing Ling Industrial Research Institute, Taipei, Taiwan; ⁵Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, Taiwan.

PP-02: Spread Spectrum Clocking for Emission Reduction of Charge Pump Applications

pp. 123-128

Bernd Deutschmann

Infineon Technologies, Germany

PP-03: Evaluating the Impact of Substrate Noise on Conducted EMI in Automotive Microcontrollers

pp. 129-133

Marco Cazzaniga^{1,2}, Patrice Joubert Doriol¹, Aurora Sanna¹, Emmanuel Blanc³, Valentino Liberali², Davide Pandini¹

¹Central CAD and Design Solutions, STMicroelectronics, Agrate Brianza, Italy; ²Dipartimento di Fisica, Università degli Studi di Milano, Milano, Italy; ³Apache Design Inc., Grenoble, France

PP-04: Impedance Balance Control for Suppression of Fluctuation on Ground Voltage in LSI Package

pp. 134-137

Masaaki Maeda, Tohlu Matsushima, Osami Wada

Kyoto University, Japan

PP-05: Automatic Conducted-EMI Microcontroller Model Building

pp. 138-141

Shih-Yi Yuan, Shry-Sann Liao

Feng Chia University, Taiwan, Republic of China

Session Program

PP-06: Evaluation of PDN Impedance and Power Supply Noise for Different On-chip Decoupling Structures	pp. 142-146
Haruya Fujita , Hiroki Takatani, Yosuke Tanaka, Masaomi Sato, Shohei Kawaguchi, Toshio Sudo Shibaura Institute of Technology, Japan	
PP-07: Characterization of Conducted Emission at High Frequency under Different Temperature	pp. 147-151
Néstor Berbel , Raúl Fernández-García, Ignacio Gil Universitat Politècnica de Catalunya (UPC), Spain	
PP-08: Using the EM Simulation Tools to Predict the Conducted Emissions Level of a DC/DC Boost Converter : Introducing EBEM-CE Model	pp. 152-157
Andre Durier ¹ , Olivier Crepel ² , Christian Marot ³ ¹ CONTINENTAL AUTOMOTIVE FRANCE, France; ² EADS IW, France; ³ EADS IW, France	
PP-09: Design of Contactless Wafer-level TSV Connectivity Testing Structure using Capacitive Coupling	pp. 158-162
Jonghoon J. Kim ¹ , Heegon Kim ¹ , Sukjin Kim ¹ , Bumhee Bae ¹ , Daniel H. Jung ¹ , Sunkyu Kong ¹ , Junho Lee ² , Kunwoo Park ² , Jounggho Kim ¹ ¹ KAIST, Korea, Republic of (South Korea); ² SK Hynix Semiconductor Inc., Republic of (South Korea)	
PP-10: Modeling and Analysis of Open Defect in Through Silicon Via (TSV) Channel	pp. 163-166
Daniel H. Jung ¹ , Heegon Kim ¹ , Jonghoon J. Kim ¹ , Hyun-Cheol Bae ² , Kwang-Seong Choi ² , Jounggho Kim ¹ ¹ KAIST, Korea, Republic of (South Korea); ² ETRI, Korea, Republic of (South Korea)	
PP-11: The Direct RF Power Injection Method up to 18 GHz for Investigating IC's Susceptibility	pp. 167-170
Yin-Cheng Chang ¹ , Shawn S. H. Hsu ² , Yen-Tang Chang ³ , Chiu-Kuo Chen ³ , Hsu-Chen Cheng ¹ , Da-Chiang Chang ¹ ¹ National Chip Implementation Center, National Applied Research Laboratories, Hsinchu, Taiwan; ² Institute of Electronics Engineering, National Tsing Hua University, Hsinchu, Taiwan; ³ Bureau of Standards, Metrology and Inspection, M.O.E.A, Taipei, Taiwan	

Date: Wednesday, 18/Dec/2013

MDL: Power Integrity and Conducted Emission Modeling	<i>Time:</i> Wednesday, 18/Dec/2013: 8:50am - 10:30am - <i>Location:</i> Kinsho Hall
MDL-01: Anti-resonance Peak Frequency Control by Variable On-die Capacitance	pp. 171-174
Wataru Ichimura , Sho Kiyoshige, Masahiro Terasaki, Ryota Kobayashi, Genki Kubo, Hiroki Otsuka, Toshio Sudo Shibaura Institute of Technology, Japan	
MDL-02: Estimation of Data-dependent Power Voltage Variations of FPGA by Equivalent Circuit Modeling from On-board Measurements	pp. 175-179
Kengo Iokibe , Yoshitaka Toyota Okayama Univ, Japan	
MDL-03: Microcontroller Emission Simulation based on Power Consumption and Clock System	pp. 180-185
Thomas Steinecke Infineon Technologies AG, Germany	
MDL-04: A Microcontroller Conducted EMI Model Building for Software-level Effect	pp. 186-189
Shih-Yi Yuan Feng Chia University, Taiwan, Republic of China	
MDL-05: Characterization and Modeling of Electrical Stresses on Digital Integrated Circuits Power Integrity and Conducted Emission	pp. 190-195
Alexandre BOYER , Sonia BEN DHIA LAAS-CNRS, France	

Session Program

ERE: ESD and Robustness Evaluation in IC-level

Time: Wednesday, 18/Dec/2013: 11:00am - 12:00pm · Location: Kinsho Hall

ERE-1: System-ESD Validation of a Microcontroller with External RC-Filter

pp. 196-201

Thomas Steinecke¹, Markus Unger¹, Stanislav Scheier², Stephan Frei², Josip Bačmaga³, Adrijan Barić³

¹Infinitec Technologies AG, Germany; ²Technical University of Dortmund, Germany; ³University of Zagreb, Croatia

ERE-2: Automatic Verification of EMC Immunity by Simulation

pp. 202-207

Bertrand Vrignon¹, Pascal Caunegre¹, John Shepherd¹, Jianfei Wu²

¹Freescale, France; ²National University of Defense Technology, China

ERE-3: Electro-Magnetic Robustness of Integrated Circuits: from statement to prediction

pp. 208-213

Sonia Ben Dhia, Alexandre Boyer

INSA - LAAS, France

IM1: Chip Level Immunity

Time: Wednesday, 18/Dec/2013: 2:00pm - 3:20pm · Location: Kinsho Hall

IM1-1: EMC Immunity of Integrated Smart Power Transistors in a non-50Ω Environment

pp. 214-219

Hermann Nzalli¹, **Wolfgang Wilkening**¹, Rolf H. Jansen²

¹Robert Bosch GmbH, Germany; ²Chair of EM Theory (RWTH Aachen University), Germany

IM1-2: Discrete Low-frequency Transistors Subjected to High-frequency CW and Pulse-modulated Sine Signals

pp. 220-225

Sylvie JARRIX¹, Jeremy RAOULT¹, Adrien DORIDANT¹, Clovis POUANT², Patrick HOFFMANN²

¹Institut d'Electronique du Sud, France; ²CEA Gramat, France

IM1-3: Noise Analysis using On-chip Waveform Monitor in Bandgap Voltage References

pp. 226-231

Akitaka Murata¹, Shuji Agatsuma¹, Daisaku Ikoma¹, Kouji Ichikawa¹, Takahiro Tsuda¹, Makoto Nagata², Kumpei Yoshikawa², Yuuki Araga², Yuji Harada²

¹DENSO CORPORATION, Japan; ²Kobe University, Japan

IM1-4: Immunity Evaluation of Inverter Chains against RF Power on Power Delivery Network

pp. 232-237

Kumpei Yoshikawa¹, Yuji Harada¹, Noriyuki Miura¹, Noriaki Takeda², Yoshiyuki Saito², Makoto Nagata^{1,3}

¹Kobe University, Japan; ²Panasonic Corporation, Japan; ³CREST, JST

IM2: Automotive Immunity

Time: Wednesday, 18/Dec/2013: 3:50pm - 4:50pm · Location: Kinsho Hall

IM2-1: Magnetic Field Coupling on Analog-to-digital Converter from Wireless Power Transfer System in Automotive Environment

pp. 238-242

Bumhee Bae, Sunkyu Kong, Joonghoon J Kim, Sukjin Kim, Joungho Kim

KAIST, Korea, Republic of (South Korea)

IM2-2: Immunity Simulation Method for Automotive Power Module using Electromagnetic Analysis

pp. 243-248

Yosuke Kondo, Kei Tsunada, Norimasa Oka, Masato Izumichi

DENSO CORPORATION, Japan

IM2-3: Translation of Automotive Module RF Immunity Test Limits into Equivalent IC Test Limits using S-parameter IC Models

pp. 249-253

Hugo Pues¹, Ben Briké¹, Celina Gazda¹, André Durier², Dries Vande Ginste³, Peter Teichmann¹, Kristof Stijnen¹, Christian Peeters¹

¹Melexis Technologies, Tessenderlo, Belgium; ²Continental Automotive France, Toulouse, France; ³Ghent University, INTEC, Gent, Belgium