2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits

(EMC Compo 2013)

Nara, Japan 15-18 December 2013



IEEE Catalog Number: ISBN: CFP1348P-POD 978-1-4799-5004-1

Date: Sunday, 15/De	ec/2013	
JW1: Joint Workshop	1 <i>Time:</i> Sunday, 15/Dec/2013: 9:00am - 10:30	am · Location: Kinsho Hall
JW1-1: Devices, Circuits Madhavan Swaminathan Georgia Institute of Technolo		erplay for Managing Signal, Power and Thermal Integrity
JW1-2: The Pathways to <u>Woong Hwan Ryu</u> Samsung Electronics, Korea	Cost-Effective Power/Signal Integrity Designs for Republic of (South Korea)	r High-Performance Mobile Systems
JW2: Joint Workshop	2 Time: Sunday, 15/Dec/2013: 10:50am - 12:1	0pm · Location: Kinsho Hall
<u>William Wu Shen</u> TSMC Corp., Taiwan JW2-2: Introduction of J Yoshinori Fukuba	2D to 3D IC design: Advantage, Challenge and Sol IEITA LPB WG tee LSI-Package-Board Interoperable Design Working Grou	
TU1: LPB:	Time: Sunday, 15/Dec/2013: 2:00pm - 3:00pm ·	Location: Kinsho Hall
Yoshinori Fukuba	e-Board (LPB) Standard Format tee LSI-Package-Board Interoperable Design Working Grou	p, Japan
TU2: SEISME:	Time: Sunday, 15/Dec/2013: 3:20pm - 4:20pm -	Location: Kinsho Hall
TU2: Simulation of Emission and Immunity of Systems and Modules Electronics Christian MAROT ¹ , Andre DURIER ² , <u>Etienne SICARD</u> ³ , Alain SAUVAGE ⁴ , Zouhair RIAH ⁸ , Olivier Crepel ⁶ , Olivier MAURICE ⁷ , Genevieve DUCHAMP ⁸ ¹ EADS IW, France; ² CONTINENTAL Corporation; ³ INSA Toulouse; ⁴ AIRBUS SAS; ⁵ ESIGELEC; ⁶ EADS IW, France; ⁷ GERAC; ⁶ IMS-Bordeaux, France		
Date: Monday, 16/D	ec/2013	

SI: Signal Integrity	Time: Monday, 16/Dec/2013: 8:50am - 10:10am ·	Location: Kinsho Hall	
SI-1: A Technique for Esti	mating Signal Waveforms at Inaccessible Poin	ts in High Speed Digital Circuits	рр. 1-4
Tomohiro Kinoshita, Shoichi	Hara, Eiji Takahashi, Kazuhide Uriu, Panasonic Corpo	oration, Japan	
SI-2: Design and Measure	ment of a Compact On-interposer Passive Equ	alizer for Chip-to-chip High-speed Differential Signaling	pp. 5-9
	¹ , Daniel Hyunsuk Jung ¹ , <u>Jonghoon Jay Kim</u> ¹ , Sumin		
¹ KAIST, Korea, Republic of (So	uth Korea); ² SK Hynix Semiconductor Inc., Korea, Repu	blic of (South Korea)	

SI-3: Signal Integrity and EMC Performance Enhance <u>Etienne SICARD</u> ¹ , Jianfei WU ² , Jian-cheng LI ² ¹ INSA, France; ² National University of Defense Technology, Chi			pp. 10-14
SI-4: Kron Simulation of Field-to-line Coupling using Sjoerd Op 't Land ¹ , Richard Perdriau ¹ , Mohamed Ramdani ¹ , ¹ Groupe ESEO, France; ² GERAC, France; ³ INSA de Rennes, Fr	a Meshed and a Modified Taylor Cell Olivier Maurice ² , M'hamed Drissi ³		pp. 15-20
WS: APD and Near-field Measurement	Time: Monday, 16/Dec/2013: 10:40am - 12:00pm ·	Location: Kinsho Hall	
WS-1: Measurement of amplitude probability distribu Yasushi Matsumoto National Institute of Information and Communications Technolog WS-2: Developing a Multi-channel Near-field Measure	jy, Japan	-	
APD Measurement Method <u>Hiroshi Tsutagava</u> Peritec Corporation, Japan WS-3: Binocular analysis for RF Cross Domain Analy <u>Yasunori Hirai</u> Advantest Corporation, Japan		g	
KS: Keynote Speech	Time: Monday, 16/Dec/2013: 1:50pm - 2:35pm ·	Location: Kinsho Hall	
KS: Semiconductor Innovation for Smart Society and <u>Toru Shimizu</u> Renesas Electronics Corp., Japan_	Its EMC Solutions		
EMI: Emission Measurement and Control	Time: Monday, 16/Dec/2013: 2:35pm - 3:35pm ·	Location: Kinsho Hall	
EMI-1: Extraction of Deterministic and Random LSI N <u>Umberto Paoletti</u> , Takashi Suga Hitachi, Ltd., Yokohama Research Laboratory, Japan	oise Models with the Printed Reverberation Board		pp. 21-26
EMI-2: Broadband Detection of Radiating Moments us <u>Renaud Gillon</u> ¹ , Niko Bako ² , Adrijan Baric ² ¹ ON Semiconductor Belgium BVBA, Belgium; ² Faculty of Electric	-	ope	pp. 27-32
EMI-3: Substrate Noise Reduction Based on Impedan Atsushi Nakamura ¹ , <u>Masaaki Maeda</u> ² , Tohlu Matsushima ² , O ¹ Renesas Electronics; ² Kyoto University, Japan			pp. 33-36
SS: [Special Session] Tackling EMC in Real I	C Chips Time: Monday, 16/Dec/2013: 4:0	0pm - 6:00pm · Location: Kinsh	no Hall
SSI-1: Different IC Radiated-emission Models to Anal Jingnan Pan, Yaojiang Zhang, <u>Jun Fan</u> Miseouri University of Science and Technology, United States of	-		

Missouri University of Science and Technology, United States of America

SSI-2: An Integrated Simulation Approach for Addressing the Chip-Package-Board Power Noise Challenge Dian Yang Apache Design Inc. Subsidiary of ANSYS, Inc.	
SS-3: Measurement-based Diagnosis of Wireless Communication Performance in the Presence of In-band Interferers in RF ICs <u>Makoto Nagata</u> ¹ , Shunsuke Shimazaki ¹ , Naoya Azuma ¹ , Satoru Takahashi ² , Motoki Murakami ³ , Kazuaki Hori ³ , Satoshi Tanaka ⁴ , Masahiro Yamaguchi ⁴ ¹ Kobe-univ., Japan; ² Renesas Mobile Corp, Japan; ³ Renesas Electronics Corp., Japan; ⁴ Tohoku Univ., Japan	pp. 37-41
SS-4: Measurements and Simulation of Substrate Noise Coupling in RF ICs with CMOS Digital Noise Emulator <u>Naoya Azuma</u> ¹ , Shunsuke Shimazaki ¹ , Noriyuki Miura ¹ , Makoto Nagata ¹ , Tomomitsu Kitamura ² , Satoru Takahashi ² , Motoki Murakami ³ , Kazuaki Hori ³ , Atsushi Nakamura ³ , Kenta Tsukamoto ⁴ , Mizuki Iwanami ⁴ , Eiji Hankui ⁴ , Sho Muroga ⁵ , Yasushi Endo ⁵ , Satoshi Tanaka ⁵ , Masahiro Yamaguchi ⁵ ¹ Kobe-univ., Japan; ² Renesas Mobile Corp, Japan; ³ Renesas Electronics Corp., Japan; ⁴ NEC Corporation, Japan; ⁵ Tohoku Univ., Japan	pp. 42-46
SS-5: In-Band Spurious Attenuation in LTE-Class RFIC Chip using a Soft Magnetic Thin Film <u>Sho Muroga</u> ¹ , Yutaka Shimada ¹ , Yasushi Endo ¹ , Satoshi Tanaka ¹ , Naoya Azuma ² , Makoto Nagata ² , Motoki Murakami ³ , Satoru Takahashi ⁴ , Kazuaki Hori ³ , Masahiro Yamaguchi ¹ ¹ Tohoku University, Japan; ² Kobe Universiy, Japan; ³ Renesas Electronics Corporation, Japan; ⁴ Renesas Mobile Corporation, Japan	pp. 47-52
Date: Tuesday, 17/Dec/2013	
STD: Standards for Semiconductor EMC Time: Tuesday, 17/Dec/2013: 8:30am - 10:10am · Location: Kinsho Hall	
STD-1: Conducted immunity of three Op-Amps using the DPI measurement technique and VHDL-AMS modeling	mm 52 50
Siham HAIROUD AIRIEAU, <u>Tristan DUBOIS</u> , Angelique TETELIN, Geneviève DUCHAMP Univ. Bordeaux, IMS, UMR 5218, France	pp. 53-58
Siham HAIROUD AIRIEAU, Tristan DUBOIS, Angelique TETELIN, Geneviève DUCHAMP	pp. 53-58
Siham HAIROUD AIRIEAU, <u>Tristan DUBOIS</u> , Angelique TETELIN, Geneviève DUCHAMP Univ. Bordeaux, IMS, UMR 5218, France STD-2: Improvement of Reproducibility of DPI Method to Quantify RF Conducted Immunity of LDO Regulator Tohlu Matsushima, <u>Nobuaki Ikehara</u> , Takashi Hisakado, Osami Wada	

¹University of Zagreb, Faculty of Electrical Engineering and Computing, Croatia; ²ON Semiconductors BVBA, Belguim STD-5: Study of radiated immunity of an electronic system in a reverberating chamber Laurent GUIBERT¹, Patrick MILLOT¹, Xavier FERRIÈRES¹, Etienne SICARD² ¹ONERA Centre de Toulouse, France; ²INSA Toulouse, France

DSN: EMC-aware IC Design Time: Tuesday, 17/Dec/2013: 10:40am - 12:00pm · Location: Kinsho Hall DSN-1: Transient Analysis of EM Radiation Associated with Information Leakage from Cryptographic ICs pp. 78-82 Yuichi Hayashi¹, Naofumi Homma¹, Takafumi Aoki¹, Yuichiro Okugawa², Yoshiharu Akiyama² ¹Tohoku University, Japan; ²Nippon Telegraph and Telephone Corporation, Japan DSN-2: Noise-immune Design of Schmitt Trigger Logic Gate using DTMOS for Sub-threshold Circuits pp. 83-88 KyungSoo Kim, Wansoo Nah, SoYoung Kim

pp. 74-77

SungKyunKwan University, Korea, Republic of (South Korea)

DSN-3: Reliability Analysis of an On-chip Watchdog for Embedded Systems Exposed to Radiation and EMI	pp. 89-94
Chri'stofer Oliveira ¹ , Juliano Benfica ¹ , Leti'cia BolzaniPoehls ¹ , Fabian Vargas ¹ , Jose' Lipovetzky ² , Ariel Lutenberg ² , Edmundo Gatti ³ , Fernando Hernandez ⁴ , Alexandre Boyer ⁵	
¹ Catholic University - PUCRS, Brazil; ² Universidad de Buenos Aires, Buenos Aires, Argentina; ³ Instituto Nacional de Tecnologia Industrial - INTI, Buenos Aires, Argentina; ⁴ Universidad ORT, Montevideo, Uruguay; ⁵ LAAS-CNRS / Universite' de Toulouse, Toulouse, France	
DSN-4: An Optimizing Technique to Lower Both Phase Noise and Susceptibility of a Voltage Controlled Oscillator Jeremy Raoult, Amable Blain, Sylvie Jarrix IES, France	pp. 95-100
PDE: Power Device EMC Time: Tuesday, 17/Dec/2013: 2:00pm - 3:00pm · Location: Kinsho Hall	
PDE-1: EMC Analysis of Current Source Gate Drivers	pp. 101-106
<u>Alexis Schindler</u> ¹ , Bernhard Wicht ¹ , Benno Koeppl ² ¹ Reutlingen University, Germany; ² Infineon Technologies AG	
PDE-2: EMI Resisting LDO Voltage Regulator with Integrated Current Monitor	pp. 107-112
Philipp Schröter ¹ , Stefan Jahn ¹ , Frank Klotz ¹ , Fabio Ballarin ² , Fabio Gini ² , Marco Piselli ² ¹ Infineon Technologies AG, Germany; ² Infineon Technologies Italia	
PDE-3: A Study on Gate Voltage Fluctuation of MOSFET Induced by Switching Operation of Adjacent MOSFET in High Voltage	pp. 113-118
Power Conversion Circuit	
Tsuyoshi Funaki	
Osaka University, Japan	
Poster Session Time: Tuesday, 17/Dec/2013: 3:20pm - 5:00pm · Location: Small Hall	
PP-01: Active Magnetic Field Canceling System	pp. 119-122
Wei-li Sun ¹ , Feng-Chang Chuang ^{2,3} , <u>Yu-Lin Song</u> ⁴ , Chwen Yu ⁵ , Tzyh-Ghuang Ma ¹ , Tzong-Lin Wu ² , Luh-Maan Chang ³ ¹ Communication and Electromagnetic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan; ² Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan; ³ Department of Civil Engineering, National Taiwan University, Taipei, Taiwan; ⁴ High Technology Research Center, Yen Tjing Ling Industrial Research Institute, Taipei, Taiwan; Semiconductor Manufacturing Company, Ltd., Hsinchu, Taiwan.	
PP-02: Spread Spectrum Clocking for Emission Reduction of Charge Pump Applications	pp. 123-128
Bernd Deutschmann	
Infineon Technologies, Germany	
PP-03: Evaluating the Impact of Substrate Noise on Conducted EMI in Automotive Microcontrollers	pp. 129-133
Marco Cazzaniga ^{1,2} , Patrice Joubert Doriol ¹ , Aurora Sanna ¹ , Emmanuel Blanc ³ , <u>Valentino Liberali</u> ² , Davide Pandini ¹ ¹ Central CAD and Design Solutions, STMicroelectronics, Agrate Brianza, Italy; ² Dipartimento di Fisica, Università degli Studi di Milano, Milano, Italy; ³ Apache Design Inc., Grenoble, France	
PP-04: Impedance Balance Control for Suppression of Fluctuation on Ground Voltage in LSI Package	pp. 134-137
Masaaki Maeda, <u>Tohlu Matsushima</u> , Osami Wada	
Kyoto University, Japan	
PP-05: Automatic Conducted-EMI Microcontroller Model Building	pp. 138-141
<u>Shih-Yi Yuan</u> , Shry-Sann Liao	
Feng Chia University, Taiwan, Republic of China	

Feng Chia University, Taiwan, Republic of China

PP-06: Evaluation of PDN Impedance and Power Supply Noise for Different On-chip Decoupling Structures	pp. 142-146
<u>Haruya Fujita</u> , Hiroki Takatani, Yosuke Tanaka, Masaomi Sato, Shohei Kawaguchi, Toshio Sudo Shibaura Institute of Technology, Japan	
PP-07: Characterization of Conducted Emission at High Frequency under Different Temperature	pp. 147-151
<u>Néstor Berbel</u> , Raúl Fernández-García, Ignacio Gil Universitat Politècnica de Catalunya (UPC), Spain	
PP-08: Using the EM Simulation Tools to Predict the Conducted Emissions Level of a DC/DC Boost Converter : Introducing EBEM-CE Model <u>Andre Durier</u> ¹ , Olivier Crepel ² , Christian Marot ³ ¹ CONTINENTAL AUTOMOTIVE FRANCE, France; ² EADS IW, France; ³ EADS IW, France	pp. 152-157
PP-09: Design of Contactless Wafer-level TSV Connectivity Testing Structure using Capacitive Coupling	pp. 158-162
Jonghoon J, Kim ¹ , Heegon Kim ¹ , Sukjin Kim ¹ , Bumhee Bae ¹ , Daniel H. Jung ¹ , Sunkyu Kong ¹ , Junho Lee ² , Kunwoo Park ² , Joungho Kim ¹ ¹ KAIST, Korea, Republic of (South Korea); ² SK Hynix Semiconductor Inc., Republic of (South Korea)	pp. 156-162
PP-10: Modeling and Analysis of Open Defect in Through Silicon Via (TSV) Channel <u>Daniel H. Jung</u> ¹ , Heegon Kim ¹ , Jonghoon J. Kim ¹ , Hyun-Cheol Bae ² , Kwang-Seong Choi ² , Joungho Kim ¹ ¹ KAIST, Korea, Republic of (South Korea); ² ETRI, Korea, Republic of (South Korea)	pp. 163-166
PP-11: The Direct RF Power Injection Method up to 18 GHz for Investigating IC's Susceptibility <u>Yin-Cheng Chang</u> ¹ , Shawn S. H. Hsu ² , Yen-Tang Chang ³ , Chiu-Kuo Chen ³ , Hsu-Chen Cheng ¹ , Da-Chiang Chang ¹ ¹ National Chip Implementation Center, National Applied Research Laboratories, Hsinchu, Taiwan; ² Institute of Electronics Engineering, National Signe Hua Linversity. Hsiochu, Taiwan; ² Bureau of Standards; Metrology and Inspection, M O E A, Taive T, Jana	pp. 167-170

National Tsing Hua University, Hsinchu, Taiwan; ³Bureau of Standards, Metrology and Inspection, M.O.E.A, Taipei, Taiwan

Date: Wednesday, 18/Dec/2013

MDL: Power Integrity and Conducted Emission Modeling Time: Wednesday, 18/Dec/2013: 8:50am - 1	0:30am · Location: Kinsho Hall	
MDL-01: Anti-resonance Peak Frequency Control by Variable On-die Capacitance <u>Wataru Ichimura</u> , Sho Kiyoshige, Masahiro Terasaki, Ryota Kobayashi, Genki Kubo, Hiroki Otsuka, Toshio Sudo Shibaura Institute of Technology, Japan	pp. 171-174	
MDL-02: Estimation of Data-dependent Power Voltage Variations of FPGA by Equivalent Circuit Modeling from O Kengo lokibe, Yoshitaka Toyota Okayama Univ, Japan	n-board Measurements pp. 175-179	
MDL-03: Microcontroller Emission Simulation based on Power Consumption and Clock System <u>Thomas Steinecke</u> Infineon Technologies AG, Germany	pp. 180-185	
MILLOH: Technologies Ac, Centrally MDL-04: A Microconclusted EMI Model Building for Software-level Effect <u>Shih-Yi Yuan</u> Feng Chia University, Taiwan, Republic of China	pp. 186-189	
MDL-05: Characterization and Modeling of Electrical Stresses on Digital Integrated Circuits Power Integrity and C <u>Alexandre BOYER</u> , Sonia BEN DHIA	onducted Emission pp. 190-195	

LAAS-CNRS, France

ERE: ESD and Robustness Evaluation in IC-level Time: Wednesday, 18/Dec/2013: 11:00am - 12:00pm · Location: Kinsho Hall	
ERE-1: System-ESD Validation of a Microcontroller with External RC-Filter	pp. 196-201
Thomas Steinecke ¹ , Markus Unger ¹ , Stanislav Scheier ² , Stephan Frei ² , Josip Bačmaga ³ , Adrijan Barić ³	
¹ Infineon Technologies AG, Germany; ² Technical University of Dortmund, Germany; ³ University of Zagreb, Croatia	mm 000 007
ERE-2: Automatic Verification of EMC Immunity by Simulation Bertrand Vrignon ¹ , Pascal Caunegre ¹ , John Shepherd ¹ , Jianfei Wu ²	pp. 202-207
¹ Freescale, France; ² National University of Defense Technology, China	
ERE-3: Electro-Magnetic Robustness of Integrated Circuits: from statement to prediction	pp. 208-213
Sonia Ben Dhia, Alexandre Boyer	
INSA - LAAS, France	
IM1: Chip Level Immunity Time: Wednesday, 18/Dec/2013: 2:00pm - 3:20pm - Location: Kinsho Hall	
IM1-1: EMC Immunity of Integrated Smart Power Transistors in a non-50Ω Environment	pp. 214-219
Hermann Nzalli ¹ , <u>Wolfgang Wilkening¹</u> , Rolf H. Jansen ²	PP
¹ Robert Bosch GmbH, Germany; ² Chair of EM Theory (RWTH Aachen University), Germany	
IM1-2: Discrete Low-frequency Transistors Subjected to High-frequency CW and Pulse-modulated Sine Signals	pp. 220-225
<u>Sylvie JARRIX</u> ¹ , Jeremy RAOULT ¹ , Adrien DORIDANT ¹ , Clovis POUANT ² , Patrick HOFFMANN ² ¹ Institut d 'Electronique du Sud, France; ² CEA Gramat, France	
IM1-3: Noise Analysis using On-chip Waveform Monitor in Bandgap Voltage References	pp. 226-231
ni o tooloo Anayoo kang o toong valoo an ang valoo ang va	pp. 220 201
¹ DENSO CORPORATION, Japan; ² Kobe University, Japan	
IM1-4: Immunity Evaluation of Inverter Chains against RF Power on Power Delivery Network	pp. 232-237
<u>Kumpei Yoshikawa</u> ¹ , Yuji Harada ¹ , Noriyuki Miura ¹ , Noriaki Takeda ² , Yoshiyuki Saito ² , Makoto Nagata ^{1,3} ¹ Kobe University, Japan, ² Panasonic Corporation, Japan; ³ CREST, JST	
Kobe University, Japan, Fanasonic Colporation, Japan, CKES1, JS1	
IM2: Automotive Immunity Time: Wednesday, 18/Dec/2013: 3:50pm - 4:50pm · Location: Kinsho Hall	
IM2-1: Magnetic Field Coupling on Analog-to-digital Converter from Wireless Power Transfer System in Automotive Environment	pp. 238-242
Bumhee Bae, Sunkyu Kong, Joonghoon J Kim, Sukjin Kim, Joungho Kim	
KAIST, Korea, Republic of (South Korea)	
IM2-2: Immunity Simulation Method for Automotive Power Module using Electromagnetic Analysis	pp. 243-248
<u>Yosuke Kondo,</u> Kei Tsunada, Norimasa Oka, Masato Izumichi DENSO CORPORATION, Japan	
IM2-3: Translation of Automotive Module RF Immunity Test Limits into Equivalent IC Test Limits using S-parameter IC Models	pp. 249-253
Hugo Pues ¹ , Ben Briké ¹ , Celina Gazda ¹ , André Durier ² , Dries Vande Ginste ³ , Peter Teichmann ¹ , Kristof Stijnen ¹ , Christian Peeters ¹	
¹ Melexis Technologies, Tessenderlo, Belgium; ² Continental Automotive France, Toulouse, France; ³ Ghent University, INTEC, Gent, Belgium	