

2013 IEEE 15th Electronics Packaging Technology Conference

(EPTC 2013)

Singapore
11-13 December 2013



IEEE Catalog Number: CFP13453-POD
ISBN: 978-1-4799-2835-4

Technical Papers

Session	A1. Advanced Packaging 1
Room	Riverfront 1&2
Chair	Zhang Xiaowu, IME, A*STAR, Singapore

- 2L OMEDFC Development for Larger Package to Die Size Ratio in Thinner Core 1**
Peter Chen, M. Bachman, John Osenbach, Feng Kao, Eason Chen and C. T. Huang
- Wire Sweep Characterization of Multi-Tier Palladium-Copper (Pd-Cu) Wire Bonding on LQFP Package using Low Alpha Green Mold Compound 5**
S. S. Skh Ali, Serene Teh Seoh Hian and B. C. Ang
- CVQFN Package Development 11**
JK Ho
- Thermosonic Ball Bonding Behavior of Ag-Au-Pd Alloy Wire 15**
Santosh Kumar, Hoontae Kwon, Young IL Heo, Seung Hyun Kim, June Sub Hwang and Jeong Tak Moon

Session	A2. Materials & Processes 1
Room	Riverfront 3
Chair	David Hutt, Loughborough University, UK

- Effects of Metallic Nanoparticle Doped Flux on Interfacial Intermetallic Compounds between Sn-3.0Ag-0.5Cu and Copper Substrate 21**
S. K. Ghosh, A. S. M. A. Haseeb and Amalina Afifi
- Photo-Dielectric Polymers Material Characterizations for 3D Packaging Applications 27**
Nacima Allouti, Pascal Chausse, Christophe Aumont, Hélène Isselé, Lionel Vignoud, Névine Rochat, Christophe Poulain, Magalie Gasiglia, Claire Sourd, Maxime Argoud, Perceval Coudrain, Raluca Tiron and Yorick Trouiller
- A Novel Manufacturing Technology for Tensile Test Specimens for the Characterization of Copper in Plated Through Holes (PTH) 33**
Georg Konstantin, Heinz Kück and Reinhold Münch

Session	A3. Quality & Reliability 1
Room	Waterfront 1
Chair	Alastair David TRIGG, IME, A*STAR, Singapore

- Applications of XPS and TOF-SIMS in the Investigation of PCB Package Delamination 37**
Feng Yang, Shen Yiqiang, Lee Hwang Sheng and Fu Chao
- A Novel Damage Test Evaluation of IC Bond Pad Stack Strength 40**
Alfred Yeo, Eric Yong, Dan Swee Tong and Georg M. Reuther
- Environmental Ageing Effects on the Electrical Resistance of Silver-Epoxy Electrically Conductive Adhesive Joints to a Molybdenum Electrode 44**
Vitalii Ivanov and Klaus-Juergen Wolter
- Development of Low-Temperature Drop Shock Resistant Solder Alloys for Handheld Devices 48**
Morgana Ribas, Sujatha Chegudi, Anil Kumar, Ranjit Pandher, Rahul Raut, Sutapa Mukherjee, Siuli Sarkar and Bawa Singh

Session	A4. Wafer Level Packaging 1
Room	Waterfront 2
Chair	John. H Lau, ITRI, Taiwan

- 🌀 Developments in 2.5D: The Role of Silicon Interposers 53**
Timothy G. Lenihan, Linda Matthew and E. Jan Vardaman
- 🌀 Signal Integrity Study of High Density Through Silicon Via (TSV) Technology 56**
Bok Eng Cheah, Jackson Kong, Chee Kit Chew, Kooi Chi Ooi and Shanggar Periaman
- 🌀 An Innovative and Low Cost Bi-Layer Method for Temporary Bonding 62**
Jürgen Burggraf, Harald Wiesbauer, Julian Bravin, Thomas Uhrmann, Herman Meynen, Yann Civale, Ranjith John, Sheng Wang, Peng-Fei Fu and Craig Yeakle
- 🌀 Simultaneous Molding and Under-filling for Void Free Process to Encapsulate Fine Pitch Micro Bump Interconnections of Chip-to-Wafer (C2W) Bonding in Wafer Level Packaging 67**
Dexter Velez Sorono, Srinivasa Rao Vempati, Lin Bu, Ser Choong Chong, Calvin Teo Wei Liang and Seit Wen Wei

Session	A5. Thermal Characterization and Cooling Solutions 1
Room	Waterfront 3
Chair	Kok Chuan TOH, Temasek Laboratories, NTU

- 🌀 Comparative Investigation of Double-Layer and Double-Side Micro-Channel Cooling for Power Electronics Packaging 73**
Assel Sakanova and Shan Yin
- 🌀 Package-Level Thermal Management of a 3D Embedded Wafer Level Package 78**
Yong Han, Boyu Zheng, Chong Ser Choong, Boo Yang Jung and Xiaowu Zhang
- 🌀 Thermal Management of Hotspots Using Upstream Laminar Micro-Jet Impinging Array 83**
Yong Han, Yong Jiun Lee, Boon Long Lau, Xiaowu Zhang, Yoke Choy Leong, Kok Fah Choo and Poh Keong Chan

Session	B1. Emerging Technology 1
Room	Riverfront 1&2
Chair	Charles Lee, ASE, Singapore

- 🌀 What's inside my USB drive? - X-Ray Microscopy and X-Ray nano CT for 3d packaging 88**
Martin Oppermann, Holger Roth, Tobias Neubrand and Thomas Zerna
- 🌀 Chip Package Interaction(CPI) Risk Assessment On 28nm Back End Of Line(BEOL) Stack Of A Large I/O Chip Using Compact 3D FEA Modeling 93**
Chirag Shah, Fahad Mirza and Premachandran CS
- 🌀 An Advanced MEMS Sensor Packaging Concept for use in Harsh Environments 98**
Jochen von Berg, Claudio Cavalloni, Biswajit Mukhopadhyay, Piotr Mackowiak, Oswin Ehrmann, Klaus-Dieter Lang and Ha-Duong Ngo
- 🌀 Technology for Bipolar Polycarbonate Electrodes Applied for Intraoperative Neuromonitoring 103**
Melinda Varga, Marco Luniak and Klaus-Jürgen Wolter

- Ⓜ **Electrical Functionalization of Thermoplastic Materials by Cold Active Atmospheric Plasma Technology** 108
R. Schramm and J. Franke

Session	B2. Advanced Packaging 2
Room	Riverfront 3
Chair	Yeow Chon Ong , <i>Micron, Singapore</i>

- Ⓜ **Study of Power Integrity Challenges in High-Speed I/O Design Using Power Rails Merging Scheme** 114
Li Wern Chew and Paik Wen Ong
- Ⓜ **Polymeric Packaging of High Power Semiconductor Devices: Material Selection & Reliability Assessment** 118
N. S. Nobeen, K. Ahmad, D. C. Whalley, D. A Hutt and B. Haworth
- Ⓜ **Developing Underfill Process in Screening of No-Flow Underfill and Wafer-Applied Underfill Materials for 3D Stacking** 124
K. J. Rebibis, G. Capuz, R. Daily, C. Gerets, F. Duval, W. Teng, H. Struyf, R. A. Miller, G. Beyer, E. Beyne and B. Swinnen
- Ⓜ **Optimization of Etch-hole Design for the Thin Film Packaging** 130
Jae-Wung Lee, Jaibir Sharma, Wang Jian, Lim Leng Khoon and Navab Singh
- Ⓜ **Chip to Chip Hermetic Bonding and Multi-Chip Stacking using CuSn Bonding Technology** 135
V. N. Sekhar, Lee Jun Su, Justin See Toh Wai Hong and Chen Bangtao

Session	B3. Quality & Reliability 2
Room	Waterfront 1
Chair	Tong-Yan Tee , <i>Silecs International, Singapore</i>

- Ⓜ **Investigation of Fluorine Induced Probe Marker Discoloration** 139
P. Chang, H. L. Hsiao, C. H. Cheng, S. I. Chu, H. W. Tai, Y. Y. Shieh and C. Y. Sun
- Ⓜ **Comparative Study on Delineation of Cu-Al Intermetallic using Chemical Treatment and Ion Milling** 143
Lai-Seng Yeoh, Kok-Cheng Chong and Susan Li
- Ⓜ **Single Current Source Electromigration system and its Application to Copper Pillars with Tin based Solder** 147
Alastair Trigg, Chai Tai Chong, Hsiao Hsiang Yao and Yaw Jyh Tzong
- Ⓜ **Effects of Soft Solder Materials and Die Attach Process Parameters on Large Power Semiconductor Dies Joint Reliability** 152
Vemal Raja Manikam, Samsun Paing and Amy Ang
- Ⓜ **Assessment of Refinishing Processes for Electronic Components in High Reliability Applications** 156
Chris Bailey, Stoyan Stoyanov, Chris Best, Chunyan Yin, M. O. Alam, Peter Tollafeld, Paul Stewart and John Roulston

Session	B4. Interconnect Technologies 1
Room	Waterfront 2
Chair	Ricky S.-W. Lee, HKUST, Hong Kong

- 🔗 **High Density Chip-to-wafer Integration using Self-assembly: On the Performances of Directly Interconnected Structures made by Direct Copper/Oxyde Bonding** 162
S. Mermoz, L. Sanchez, L. Di Cioccio, J. Berthier, E. Deloffre, P. Coudrain and C. Fretigny
- 🔗 **A New Copper Wire Ball Bonding Process Methodology** 168
Mark Luke Farrugia
- 🔗 **Signaling Scheme for High Speed Die-to-Die Interconnection in Multi-Chip Package (MCP) Technology** 173
Khang Choong Yong, Bok Eng Cheah, Wil Choon Song and Mohd Fadzil Ain
- 🔗 **Comparison of SLICF with C4 for Flip Chip Bonding with Au, Cu, Pd and Ag Studs with SAC Solder** 178
Lee Teck Kheng, Ser Bok Leng, Chong Wee Ling, Khin Sandar Tun and Yan Guo Qiang
- 🔗 **Bare Copper and Palladium Coated Copper Wire Chip to Chip Bonding Feasibility Study** 183
Ong Chen Ho, Lee Chai Ying and Gan Pei Se

Session	B5. Materials & Processes 2
Room	Waterfront 3
Chair	James How, Singapore

- 🔗 **Mold compound Fracture Mode Study for High Reliability Package** 189
Bob Lee and Frank Yu
- 🔗 **Solder Joint Structure and Reliability of Board Level BGA Package using No-Clean Curable Solder Paste** 193
Choi Han, Jung Eunteak, Lee Sojung, Bang Junghwan and Kim Junki
- 🔗 **Lead Frame Fanning and Broken Connecting Bars Elimination Through Design Change and Molding Optimization** 197
Lay Yeap Lim and Tai Chiew Li
- 🔗 **Performance Enhancement of Au-Ge Eutectic Alloys for High-Temperature Electronics** 202
Vivek Chidambaram, Eric Phua Jian Rong, Gan Chee Lip and Min Woo Daniel Rhee
- 🔗 **The Characteristics and Factors of a Wafer Dicing Blade and its Optimized Interactions Required for Singulating High Metal Stack LowK Wafers** 208
Koh Wen Shi and K. Y. Yow

Session	C1. Interconnect Technologies 2
Room	Riverfront 1&2
Chair	Dr. Hans-Joerg Timme, Infineon, Germany

- 🔗 **Thermo-Mechanical Properties of Isotropic Conductive Adhesive Filled with Metallized Polymer Spheres** 213
Jakob Gakkestad, Zhuo Li, Tore Helland and C.P. Wong
- 🔗 **Intuitive and Inexpensive Method to Evaluate Flip Chip Bonding Parameters of Micro Bump with Wafer-Level Underfill Material using Glass Substrate** 219
Jie Li Aw, Ser Choong Chong, Daniel Ismael Cereno, Keng Hwa Teo and Vempati Srinivasa Rao

- 🌀 **Direct Eutectic AuSn Solder Bumping on Al Bond Pad Surface Using Laser Solder Ball Jetting''''446**
Mian Zhi Ding, Jie Li Aw, Li Shiah Lim, Leong Ching Wai and Vempati Srinivasa Rao

Session	C2. Electrical Modelling & Simulations 1
Room	Riverfront 3
Chair	Wui-Weng Wong

- 🌀 **Power Distribution Network Modeling using Block-based Approach''''452**
Li Wern Chew
- 🌀 **X-Parameter Techniques for Signal Integrity in High-Speed Links''''457**
José Schutt-Ainé and Thomas Comberiate
- 🌀 **Analytical Interconnect Modeling Based on Equivalent Circuit Method''''462**
Guiqiang Zhu, Wenjuan Zhang, Liguao Sun and Fujiang Lin

Session	C3. Advanced Packaging 3
Room	Waterfront 1
Chair	Chris Bailey, University of Greenwich, UK

- 🌀 **Copper Wire Bonded Package Characterization and Reliability for QFN Package from iNEMI Collaborative Project''''466**
Masahiro Tsuruya, Alissa Cote, Jae Hak Yee, Stuart Fan and Johnny Yeung
- 🌀 **Chip to Wafer Bonding for Three-Dimensional Integration of Copper Low K Chip by Stacking Process''''472**
Ser Choong Chong, Jie Li Aw, Eva Wai Leong Ching, Daniel Ismael Cereno, Hong Yu Li, Srinivasa Rao Vempati and Keng Hwa Teo
- 🌀 **A Mold Flow Model with Method of Cells to Better Understand IC Packaging''''477**
BY Low, Serene Teh, Pei-Fan Tong and SF Zhao

Session	C4. Mechanical Modelling & Simulation 1
Room	Waterfront 2
Chair	Andrew Tay, National University of Singapore , Singapore

- 🌀 **Thermal and Reliability Analysis of Clip Bonding Package using High Thermal Conductivity Adhesive''''47;**
Yejun Zhu, Haibin Chen, Ke Xue, Martin Li and Jingshen Wu
- 🌀 **2D/3D Cohesive Zone Modeling of a Mixed-Mode Delamination Experiment''''486**
Bingbing Zhang, Daoguo Yang and Leo Ernst
- 🌀 **Modeling and Characterization of Cu Wire Bonding Process on Silicon Chip with 45nm Node and Cu/Low-K Structures''''492**
F. X. Che, Leong Ching Wai, Xiaowu Zhang and T. C. Chai

Session	C5. Materials & Processes 3
Room	Waterfront 3
Chair	Alvin Lee , <i>Brewer Science, USA</i>

- 🌀 **Effect of Palladium on the Mechanical Properties of Cu and Cu-Al Intermetallic Compounds**''''498
Adeline B. Y. Lim, Xin Long, Lu Shen, Xi Chen, Raju Ramanujan, Chee Lip Gan and Zhong Chen
- 🌀 **Cu-Cu Wire Bonding Challenges on MOSFET Wafer Technology**''''4: 4
Tai Keen Chee, Kee Siew Theen and Tham Moong Sin
- 🌀 **Wire Bonding and Reliability Challenges of Gel Filled TPMS Packaging**''''4: :
Lau Teck Beng, Job Doraisamy Stanley, Calvin Lo and Koh Wen Shi

Session	D1. Quality & Reliability 3
Room	Riverfront 1&2
Chair	Stevan Hunter , <i>Onsemi</i>

- 🌀 **R1 – A Reliability Comparison Study between 14 Lead Free Alloys**''''4; 4
Heinz Wohlrabe and Gundolf Reichelt
- 🌀 **The Effect of Cu and Ag on the Yielding Behaviour of Lead-Free Solders at High Strain Rates**''''4; :
K. Meier, M. Roellig and K. -J. Wolter
- 🌀 **Analysis of Thermal Evolution in Power Semiconductor Modules as Lifetime and Reliability Tool**''''526
M. Pieschel, Y. C. Gerstenmaier, G. Mitic, M. Neumeister and J. Seidel
- 🌀 **Early Detection for Cu Wire Bonding Corrosion using Accelerated Autoclave Reliability Test**''''52;
C. T. Tai, H. Y. Lim, C. H. Teo and P. J. Audrey Swee
- 🌀 **A Robust Development for QFP Cu Wire Necking Prevention in Automotive Grade 0 Temperature Cycle Reliability**''''535
C. T. Tai

Session	D2. Materials & Processes 4
Room	Riverfront 3
Chair	Y. C. Mui , <i>Advanced Micro Devices, Singapore</i>

- 🌀 **Microstructure Investigation of Cu/SnAg Solid-Liquid Interdiffusion Interconnects by Electron Backscatter Diffraction**''''53:
Iuliana Panchenko, Juergen Grafe, Maik Mueller and Klaus-Juergen Wolter
- 🌀 **Substrate Transfer for GaN-based LEDs on 200mm Si**''''546
Nga. P. Pham, Maarten Rosmeulen, Zilan Li, Deniz Sabuncuoglu and Haris Osman
- 🌀 **A Comparative Analysis on Physical and Chemical Plasma Cleaning Effects on Surfaces**''''54;
Wong Jun Hao and Lim Yuan Ming
- 🌀 **Study on Silver Sintered Die Attach Material with Different Metal Surfaces for High Temperature and High Pressure (300°C/30kpsi) Applications**''''557
Leong Ching Wai, Wen Wei Seit, Eric Phua Jian Rong, Mian Zhi Ding, Vempati Srinivasa Rao and Daniel Rhee MinWoo

- 🌀 **Study of Die Bond on Roughened NiPdAu-Ag Pre-Plated Frame with Anti-EBO**""563
Raymond Solis Cabral, Joseph Aaron Mesa Baquiran, Wu-Hu Li, Ariel Lizaba Miranda and Mary Grace Mercado

Session	D3. Thermal Characterization and Cooling Solutions 2
Room	Waterfront 1
Chair	Dr. Han Yong, IME, A*STAR, Singapore

- 🌀 **Graphene Based Heat Spreader for High Power Chip Cooling using Flip-chip Technology**""569
Shirong Huang, Yong Zhang, Shuangxi Sun, Xiaogang Fan, Ling Wang, Yifeng Fu and Johan Liu
- 🌀 **Thermal Performance of a Double-Action Pulsed Jet CPU Cooler**""575
Tilak T. Chandratilleke and Dibakar Rakshit
- 🌀 **Investigation of a Microchannel-based Cooling Interposer for High-Performance Memory-on-Logic 3DIC Design**""57:
Samson Melamed, Masaru Hashino, Fumiki Kato, Shunsuke Nemoto, Tung Thanh Bui, Katsuya Kikuchi, Hiroshi Nakagawa and Masahiro Aoyagi
- 🌀 **Thermal Characterization and Simulation Study of 2.5D Packages with Multi-Chip Module on Through Silicon Interposer**""585
H. Y. Zhang, X. W. Zhang, B. L. Lau, Sharon Lim, Liang Ding, M. B. Yu and Y. J. Lee

Session	D4. Advanced Packaging 4
Room	Waterfront 2
Chair	Martin Oppermann, Dresden University of Technology, Germany

- 🌀 **Flexible Printed Two-Element Antenna Array with Enhanced Isolation Performance**""58;
Jun Wu Zhang, Kye Yak See and Eng Kee Chua
- 🌀 **Film Assisted Technology for the Advanced Encapsulation of MEMS/Sensors and LEDs**""595
Johan Hamelink
- 🌀 **Extreme High Pressure and High Temperature Package Development**""59;
Hwang How Yuan, Eva Wai Leong Ching, Chan Yuen Sing, Vivek Chidambaram, Lee Jong Bum, Eric Phua Jian Rong, Gan Chee Lip and Daniel Rhee Min Woo
- 🌀 **Low Temperature Bonding Studies of Au-Studs and AuSn-Solder Bumps on Au-Surface using Ultrasonic Energy**""5: 6
Jie Li Aw, Jong Bum Lee, Norhanani Jaafar, Mian Zhi Ding, Li-Shiah Lim, Chong Ser Choong, Vempati Srinivasa Rao
- 🌀 **The Role of Cu-Al IMC coverage and Aluminum Splash in Pd-copper wire HAST Performance**""5: ;
Ming-chuan Han, Jun Li, Bei-Yue Yan, J. Z. Yao and Mei-Jiang Song

Session	D5. Wafer Level Testing 1
Room	Waterfront 3
Chair	Zhao Huapeng, IHPC, A*STAR, Singapore

- 🌀 **AFM Based Methods for Mechanical Characterization of Nanothin Films in Electronics**""5; 6
Malgorzata Kopycinska-Müller, Andre Striegler, Nataliya Kuzeyeva, Bernd Köhler and Klaus-Jürgen Wolter
- 🌀 **An Implementation of Domain Specific Languages to Microprocessor's Memory Built in Self Repair Testing**""5; ;
Taufan Harist Dwijatmiko and Radford Nguyen
- 🌀 **A Case study of Package Delamination with Combination of EDX and MiniSIMS**""625
Huan Xu, Haishu Zhang and Ming Xue
- 🌀 **JTAG Debug Tool for Efficient Debugging on V93K**""629
G. G. Naveen Kumar, Gary Cousines and Mike Sprayberry
- 🌀 **Non-linear Deflection Analysis of Pin-on-Package Testing using FEA**""632
N. R. Subramanian, Koo Kok Kiat and Tye Ching Yun

Session	E1. Wafer Level Packaging 2
Room	Riverfront 1&2
Chair	Vempati Srinivas, IME, A*STAR, Singapore

- 🌀 **Wafer Reconstruction: An Alternative 3D Integration Process Flow**""637
Teng Wang, José Luis Silva, Robert Daily, Giovanni Capuz, Mario Gonzalez, Kenneth June Rebibis, Steffen Kroehnert and Eric Beyne
- 🌀 **Effect of Cu Seed Layer Aging on Cu Filling Failure in Through Si Vias (TSVs)**""642
Jae Woong Choi, Ong Lee Guan, Mao Yingjun, Xie Jieli, Chow Choi Lan, Soon-Wook Kim, Ramana Murthy, Eugene Tan Swee Kiat and Sunil Wickramanayaka
- 🌀 **Process Integration of Solder bumps and Cu Pillar Microbumps on 2.5D Fine Pitch TSV interposer**""646
Sharon Lim Pei-Siang, L. Ding, MingBin Yu, Mian Zhi Ding, Sorono Dexter Velez and Vempati Srinivasa Rao
- 🌀 **Demonstration of OSAT Compatible 300 mm through Si Interposer**""652
L. Ding, Linda Liew, Guan Kian Lau, Hongyu Li, Mingbin Yu and G. Q. Lo
- 🌀 **Polymer-based Fine Pitch Cu RDL to Enable Cost-Effective Re-routing for 2.5D Interposer and 3D-IC**""657
S. W. Ho, L. Ding, Song How Lim, Soon Ann Sek, Mingbin Yu and G. Q. Lo

Session	E2. Mechanical Modelling & Simulation 2
Room	Riverfront 3
Chair	Xueren ZHANG, STMicroelectronics, Singapore

- 🌀 **Electrochemical Assembly and Molecular Dynamics Simulation of SAM on Copper for Epoxy/Copper Adhesion Improvement**""662
Stephen C. T. Kwok and Matthew M. F. Yuen
- 🌀 **Simulation of Ball Bonding on Various Bond Pad Structures**""668
Stevan Hunter, Aditi Mallik, Dustin Whittaker, Russell Alldredge and Tiago Rodrigues

- Ⓜ **Numerical Simulation of the Atomic Migration and Diffusion during Current Stressing in the Cu/Sn-58Bi/Cu Solder Joints**""674
Hongwen He, Liqiang Cao, Wenqi Zhang, Mikai Chen and Haiyan Zhao
- Ⓜ **Advantage and Current Limitations of Advanced Fracture Mechanics for 3D-Integration and BEoL under CPI Aspects [Invited]**""677
Juergen Auersperg, Rainer Dudek, Sven Rzepka and Bernd Michel






Session	E3. Materials & Processes 5
Room	Waterfront 1
Chair	L. C. Tan, Freescale, Malaysia

- Ⓜ **Investigation of Dynamic and Mechanical Thermal Behavior of Isotropic Conductive Adhesives**""683
R. Durairaj, Chew Chee Sean, Tan Chia Chiun and Liew Jian Ping
- Ⓜ **Size and Geometry Effects on Microstructural Evolution in Sn Microbumps during Isothermal Aging**""688
Hua Xiong, Zhiheng Huang and Paul Conway
- Ⓜ **Development of a MEMS Test Platform for Investigating the use of Multi-Walled CNT Composites Electric Contacts**""694
Adam P. Lewis, Chamaporn Chianrabutra, Liudi Jiang, Suan Hui Pu and John W. McBride
- Ⓜ **Investigation of Interfacial Phenomena of Alloyed Au Wire Bonding**""69;
Hyoung Joon Kim, Min-Seok Song, Kyung-Wook Paik, Jeong-Tak Moon and Jun-Yeob Song

Session	E4. Interconnect Technologies 3
Room	Waterfront 2
Chair	Dr Uday Mahajan, Applied Materials, Singapore

- Ⓜ **Lead-Free and Halogen Free Solder Flip Chips on Board using SMT Processes and Materials for Miniaturization and Lower Cost**""6: 5
Jonas Sjoberg, Ranilo Aranda, Dick Pang, David A. Geiger and Murad Kurwa
- Ⓜ **Evaluation of Mechanical Property of Sn-Ag Bonding Layer Adopting Ni(P)/Cu Bi-layer Diffusion Barrier for 3D integration**""6: ;
Byunghoon Lee, Gan Chee Lip and Hoo-Jeong Lee
- Ⓜ **Process Development of 10µm Pitch Cu-Cu Low Temperature Bonding for 3D IC stacking**""6; 5
Ling Xie, Sunil Wickramanayaka, Hongyu Li, Boo Yang Jung, Jie Li Aw and Ser Choong Chong
- Ⓜ **Thermal-Mechanical Considerations of a Novel Power Module with High Junction Temperature**""6: ;
Ho Siow Ling, Lee Yong Jiun, Hwang How Yuan, Zhang Heng Yun and Daniel Rhee
- Ⓜ **Interconnection Challenge of Wire Bonding - Ag Alloy Wire [Invited]**""726
Chin-Yu (Max) Lu, Jensen Tsai, Joseph Huang and Otis Hung



Session	E5. Advanced Packaging 5
Room	Waterfront 3
Chair	Prof. Young-Bae Park, Andong National University in Korea

-  **Integrated Passive Filters Based on Silicon Substrate for SiP Application''''732**
Tongyu Zhao, Jian Cai, Yinan Li, Qian Wang and Dejun Wang
-  **Investigating the Temperature Effect of Reliability on Integration IC 3D Packaging under Drop Test''''738**
Hao-Chih Chen, Yi-Che Chiang, Tuan-Yu Hung and Kuo-Ning Chiang
-  **“Front-end-ization” of the Back-End''''742**
Rajiv Roy
-  **Reliability Study on Through Mold Via (TMV) for 3D Microelectronic Packaging under Thermal and Moisture Loadings''''746**
Zhaohui Chen, Ser Choong Chong, Boyu Zheng, Boo Yang Jung, Tai Chong Chai and Xiaowu Zhang
-  **Electrical, Thermal and Warpage Investigation on High Bandwidth PoP [Invited]''''752**
Calvin Lee, Chang-Chi Lee, Hung-Hsiang Cheng, Morris Cheng, Timmy Lin, Ying-Chih Lee, Chin-Li Kao and Po-Chih Pan

Session	F1. Advanced Packaging 6
Room	Riverfront 1&2
Chair	Hyoung Joonn Kim, Korean institute of Machinery & Materials, Korea

-  **Effect of Processing on the Microstructure and Fracture of Solder Microbumps in 3D Packages''''756**
Z. Chen, B. Talebanpour, Z. Huang, P. Kumar and I. Dutta
-  **Challenges and Approaches of Ultra-Fine Pitch Cu Pillar Assembly on Organic Substrate using Wafer Level Underfill''''75:**
Sharon Pei-Siang Lim, Li Yan Siow, Tai Chong Chai, Vempati Srinivasa Rao, Kohei Takeda, Toshio Enami, Chee Guan Koh, Xiangfeng Wang, Hongqi Sun and Tomoyuki Ando
-  **Development of Bonding Process for High Density Fine Pitch Micro Bump Interconnections with Wafer Level Underfill for 3D Applications''''765**
Vempati Srinivasa Rao, Ser Choong Chong, Chen Zhaohui, Jie Li Aw, Eva Wai Leong Ching, Hwang Gilho and Daniel Moses Fernandez
-  **Die Attach Delamination Resolution for Exposed Pad LQFP with Large Package Size''''76;**
Khoo Ly Hoon, Lau Teck Beng and Au Yin Kheng

Session	F2. Materials & Processes 6
Room	Riverfront 3
Chair	Mark Huang, Unisteel, Singapore

-  **Anti-Corrosion Effect of Thiol Self-Assembled Monolayers on Ag Plate''''777**
He Wei, Huang Zhaohong and Zhou Qin
-  **Sequentially Formed Underfills: Thermo-Mechanical Properties of Underfills at Full Filler Percolation''''782**
Gerd Schlottig, Florian Schindler-Saefkow, Jonas Zürcher, Bruno Michel, Thomas Brunschwiler

2 Challenges and Resolutions of Pd-Cu Wire Bond Biased Hast Failures from Additive Particle in the Green Mold Compound''''787

Serene Teh Seoh Hian, Sheila Chopin and S. S. Skh Ali

2 Considerations and Benefits of Plasma Etch Based Wafer Dicing''''78;

Richard Barnett, Oliver Ansell and Dave Thomas

Session	F3. Electrical Modelling & Simulations 2
Room	Waterfront 1
Chair	Dr. JIN Cheng, IME, A*STAR, Singapore

2 Systematic Modeling of On-chip Power Grids with Decaps in TSV-based 3D Chip Integration''''797

Zaw Zaw Oo

2 Elimination of Signal Integrity Problems of Boundary Scan Circuit Based on Frequency Domain Transfer Coefficient Method''''79;

Xing-Ming Li, Shan-Qing Hu, Kye-Yak See, Eng-Kee Chua

2 Signal Integrity Analysis for High Speed Channels in PCB/Package Co-Design Interface: 3D Full Wave vs. 2D/Hybrid Approach & Full Model vs. Segmentation Approach''''7: 7

Antonio Ciccomancini Scogna, ChunTong Chiang, Klaus Krohne, Lian Kheng Teoh and Hsuen-Yen Lee

2 Managing BGA Test Socket SI Characterization''''7: ;

Chee-Hoe Lin, Hui-Ying Ng and Wui-Weng Wong

Session	F4. Mechanical Modelling & Simulation 3
Room	Waterfront 2
Chair	Juergen Auersperg, Fraunhofer ENAS, Germany

2 Experiment and Modeling of Microstructured Capillary Wicks for Thermal Management of Electronics''''7; 4

Qian Liang, Rishi Raj, Solomon Adera, Sivanand Somasundaram, Chuan Seng Tan and Evelyn N.Wang

2 Stress Simulation and Design Optimal Study for Cu Pillar Bump Structure''''7: ;

Vito Lin, Nicholas Kao, Don Son Jiang and C. S. Hsiao

2 Clarification of Stress Field Measured by Multi-Wavelength Micro-Raman Spectroscopy in the Surrounding Silicon of Copper-filled Through-Silicon Vias (TSVs)''''824

Y. Sing Chan and Xiaowu Zhang

2 Thermal Cycling Reliability Assessment and Enhancement of Embedded Wafer Level LGA Packages for Power Applications''''828

Yiyi Ma, Kim-Yong Goh, Xueren Zhang and Yonggang Jin

2 Simulation Driven Physics-of-failure Analysis for System-in-Package Development [Invited]''''834

Xueren Zhang, Kim-Yong Goh, Patrick Laurent, Kevin Formosa and Jerome Teyseyre

Session	F5. Interconnect Technologies 4
Room	Waterfront 3
Chair	Mohandass Sivakumar, ASM Technology, Singapore

- Effect of Die Attach Material on Heavy Cu Wire Bonding with Au Coated Pd Bond Pad in Automotive Applications''''83:**
B. Senthil Kumar, Acuesta Albert and Lim Lay Hong Geraldine
- Assembly of Optoelectronics for Efficient Chip-to-Waveguide Coupling''''847**
E. Bosman, K. S. Kaur, J. Missinne, B. Van Hoe and G. Van Steenberge
- Patterning of Electroless Copper Deposition on Low Temperature Co-fired Ceramic''''852**
Dilshani Rathnayake-Arachchige, David A. Hutt, Paul P. Conway, Mario D'Auria, Stepan Lucyszyn, Razak M. Lee and Ian D. Robertson
- An Innovative Composite Solder Preform for TLP Bonding – Microstructure and Properties of Die Attach Joints''''857**
Weiping Liu, Ning-Cheng Lee and Paul Bachorik
- Interconnect Technologies for System-in-Package Integration [Invited]''''863**
Hans-Joerg Timme, Klaus Pressel, Gottfried Beer and Robert Bergmann

Session	G1. Interconnect Technologies 5
Room	Riverfront 1&2
Chair	Nga Phuong Pham, IMEC, Belgium

- Transient Liquid Phase (TLP) Bonding using Sn/Ag Multilayers for High Temperature Applications''''869**
Nadeesh Singh Nobeen, Riko Imade, Byung Hoon Lee, Eric Jian Rong Phua, Chee Cheong Wong, Chee Lip Gan and Zhong Chen
- Challenges and Optimization of 2nd Bond Process for Reliable QFN Packages''''875**
Norhanani Binte Jaafar, Eva Wai Leong Ching, Michelle Chew Bi-Rong, Vempati Srinivasa Rao and Daniel Rhee Minwoo
- New Paradigm in Cu Wire Bonding - Design-For-Manufacturing''''87:**
Gan Pei Se, Tan Sze Chee, Kuppusamy Thinakaran and Lee Cher Chia
- The Cost Study of 300mm Through Silicon Interposer (TSI) with BEOL Interconnect''''886**
H. Y. Li, Guruprasad Katti, L. Ding, Surya Bhattacharya and G. Q. Lo

Session	G2. Materials & Processes 7
Room	Riverfront 3
Chair	Ernst Leo, Delft University of Technology, Netherland

- Influences of Bonding Parameters on the Tool Wear for Copper Wire Bonding''''88;**
Paul Eichwald, Walter Sextro, Simon Althoff, Florian Eacock, Mark Schnietz, Karsten Guth and Michael Brökelmann
- Optimization for Temporary Bonding Process in PECVD Passivated Micro-bumping Technology''''895**
Alvin Lee, Jay Su, H. H. Chang, C. H. Chien, Bor Kai Wang, Leon Tsai and Aric Shorey

- Immersion Tin for QFN Packages to Create a 3-D Solder Joint for Reliability Enhancement**''''899
Mustafa özkök, Hubertus Mertens and Jerome Bender

Session	G3. Quality & Reliability 4
Room	Waterfront 1
Chair	Jay Ke, Globalfoundries Singapore

- Fault Isolation with Backside Polish for Trench Schottky Diode**''''8: 3
Norhazlina Ismail, Muhammad Hasif Nasaruddin, Bazura Abdul Rahim, Wan Sabeng Wan Adini and Mohd Rofei Mat Hussin
- Effects of Alternating Thermal Stress on Delamination between Die Attach and Leadframe in SOIC Package**''''8: 7
Fei Zong, Zhijie Wang, Yanbo Xu, Jiyong Niu and Yi Che
- Non-Wetting of Electroless Nickel Plating Layer after Reflow Soldering Process**''''8; 3
L. E. Khoong and T. K. Gan
- An Effective Approach for Failure Analysis of Neighbour Pin Leakage caused by Nano Layer Metallic Thin Film in LQFP Fine Pitch Packages**''''8; 9
Ramasubramanian Hari, Zhang Haishu and Xue Ming

Session	G4. Wafer Level Packaging 3
Room	Waterfront 2
Chair	Yong Gang Jin, STMicroelectronics, Singapore

- Development of Cu-less TSV Reveal Process using Si/Cu Grinding, Electroless Ni Plating, and Alkaline Etching of Si**''''924
Naoya Watanabe, Masahiro Aoyagi, Daisuke Katagawa, Kazuhiro Yoshikawa, Tsubasa Bandoh and Eiichi Yamamoto
- Glass Interposer Substrates: Fabrication, Characterization and Modeling**''''928
John Keech, Garrett Piech, Scott Pollard, Satish Chaparala, Aric Shorey and Bor Kai Wang
- Introducing Novel Film Type Adhesives into Thin Wafer Handling Technology for 3D TSV Packaging Applications**''''932
V. N. Sekhar, Lee Jong Bum, Tomoaki Shibata, Takashi Kawamori, Katsuyuki Masuda, Daniel Rhee Min Woo, Chen Bangtao and Kazunori Yamamoto
- TSV Reveal Process Developments for 2.5D Integration**''''936
Chongshen Song, Lei Wang, Zhun Wang, Daquan Yu and Wenqi Zhang

Session	G5. Wafer Level Testing 2
Room	Waterfront 3
Chair	John Hunt, ASE, USA

- Test-time Reduction Methodology: Innovative Ways to Reduce Test Time for Server Products**''''93:
Eric Dimaandal and Marco Padilla

Waiting Time Optimization of Non-deterministic Tests at ATE''''945

Florante Garcia, Jaime Padilla and Ericson Rosaria

Low Impedance Characterization of Power Delivery Network on Substrate Level for High Speed Digital Applications''''948

Wui-Weng Wong, Suat-Mooi Low and Benjamin Beker

Session	Poster A
Date/Time	12 December 2013 (Thursday) / 10:15 to 10:45 hrs & 15:25 to 15:55 hrs
Room	Kiwi Lounge

Chip on Board (COB) Versus Board on Chip (BOC) Memory Packages''''953

Chong Chin Hui and Wang Ai Chie

Control of Corrosion on Aluminum MEMS Structures after Post Etch Clean''''958

Lee Hou Jang Steven, Andrew Tan, Deng Wei, Vladimir Bliznetsov, Tham Dexian, Navab Singh, Ramana Murthy and Eugene Tan

Development of Package Level Hybrid Silicon Heat Sink for Hotspots Cooling''''963

B. L. Lau, Y. J. Lee, Yong Han, Y. C. Leong, K. F. Choo, Xiaowu. Zhang and P. K. Chan

Mitigation of Mechanical Fracture of Polycrystalline Silicon Structure in MEMS Capacitive Microphones''''969

Tang Kum Cheong and Cheam Daw Don

Double-sided Si-Interposer with Embedded Thin Film Devices''''974

Jong-Min Yook, Dong-Su Kim and Jun-Chul Kim

Mechanical Properties Investigation of Graphene Coated with Ni''''978

Youkai Chen, Fulong Zhu, Kai Tang, Ying Li, Hengyou Liao, Xiahui Chen and Sheng Liu

Study on Dynamic Modeling and Reliability Analysis of Wafer Thinning Process for TSV Wafer''''982

''''F. X. Che, W. S. Vincent Lee and Xiaowu Zhang

Investigation on Decap Shift and Incomplete Fill Issues in the Wafer Level Compression Molding Process''''988

Lin Bu, Siowling Ho, Sorono Dexter Velez, Boyu Zheng, Ser Choong Chong, Booyang Jung, Taichong Chai and Xiaowu Zhang

Evaluation of De-scum Methodology for Through Silicon via (TSV) Etch to Improve TSV Defects Performance''''993

Goon Heng Wong, L. Ding and Woon Leng Loh

The Study of Backside TSV Reveal Process by Direct Si/Cu Grinding and Polishing''''997

Kai Xue, Daquan Yu, Yuesheng Li, Feng Jiang, Haiyan Liu, Qibing Wang and Fengwei Dai

Investigation of Die-Attach Degradation using Power Cycling Tests''''9: 2

Zoltan Sarkany, Andras Vass-Varnai and Marta Rencz

Stress Analysis of Si Lattice near TSV Structures''''9: 7

K. Chui, Zhaohui Chen, G. H. Wong, Liang Ding, Mingbin Yu, Xiaowu Zhang and Patrick Lo

Analysis of Signal and Power/Ground Pin Assignment in Multi-layer PCB and its Impact on Signal Integrity and Crosstalk''''9: ;

Ka Fai Chang, Joseph Romen Cubillo, Roshan Weerasekera, Cheng Jin, Boyu Zheng and Suryanarayana Shivakumar Bhattacharya

Integration and Optimization of 300 mm Backside TSV Revealing and Cu Redistribution Process Enabled by ZoneBOND Temporary Bonding Technology''''9; 5

Guan Kian Lau, L. Ding, Hipona Randy Tupaen and G. Q. Lo

- 2 **Study on Reliability of Ultrathin Device Embedded in Organic Substrate under Drop Impact Loading using Stresses Monitor and Simulation''''9;**
Zhaohui Chen and Xiaowu Zhang
- 2 **A Shielding Structure with Conductive Adhesive Coated on Molding Compound in 3D Package''''! 27**
Jun Li, Jie Pan, Liqiang Cao, Xueping Guo, Tianmin Du, Yuan Lu and Lixi Wan
- 2 **Fabrication of Low Cost Spherical Alkali Atom Vapor Cells by Combining a Low Temperature Anodic Bonding and a Chemical Foaming Process (CFP)''''! 2;**
Youpeng Chen, Jintang Shanga and Yu Ji

Session	Poster B
Date/Time	13 December 2013 (Friday) / 10:10 to 10:30 hrs & 15:40 to 16:00 hrs
Room	Kiwi Lounge

- 2 **Anodic Bonding Technology of Slender Glass Tube and Silicon in Pressure Sensor Packaging''''! 35**
Tao Chen, Lining Sun, Mingqiang Pan, Yangjun Wang, Jizhu Liu and Liguao Chen
- 2 **Effect of Vacancy Defects on Thermal Conductivity of Single-walled Carbon Nanotubes''''! 39**
Kai Tang, Fulong Zhu, Youkai Chen, Ying Li, Hengyou Liao, Xiahui Chen and Sheng Liu
- 2 **In-Situ-X-Ray Investigation on Pressure Release during Conventional and Diffusion Soldering''''! 43**
Alexander Klemm, Patrick Jähngen, Martin Oppermann and Thomas Zerna
- 2 **Study of Top Paddle Delamination on Cu Leadframe''''! 49**
Tee Swee Xian
- 2 **High Thermal Conductive Die Attach Material Process Characterization Challenges''''! 53**
Khoo Ly Hoon, Lau Teck Beng and Lo Wai Yew
- 2 **Effect of IMC Growth on Thermal Cycling Reliability of Micro Solder Bumps''''! 58**
Haiyan Liu, Cheng Xu, Xiaoyang Liu, Daquan Yu, Fengwei Dai, Yuan Lu and Dongkai Shangguan
- 2 **High Performance Integrated Passive Devices (IPDs) on Low Cost Through Silicon Interposer (LC-TSI)''''! 62**
Cheng Jin, Boyu Zheng, Liang Ding, Rui Li and Kafai Chang
- 2 **Novel High Performance Millimeter-Wave Resonator and Filter Structures using Embedded Wafer Level Packaging (EWLP) Technology''''! 66**
Rui Li, Boo Yang Jung, Cheng Jin, Chang Ka Fai, Soon Wee Ho and Dexter Velez Sorono
- 2 **The Process and Thermal Management Performance of the Flushbonding Embedded Active Device in Organic Substrate''''! 6:**
Xueping Guo, Zhongyao Yu, Liqiang Cao, Zhiyong Cui, Xia Zhang, Yang Song and Haidong Wang
- 2 **Lateral Micro Fluidic Channels Array Chip Fabrication for Automated Patch Clamp Application''''! 75**
Ding Zhipeng, Patthara Kongsuphol, Teh Poh Giao and Zhang Qingxin
- 2 **Characterization of Metal Pad Condition after Vapor HF Release Process for MEMS Packaging Application''''! 79**
Li Shiah Lim, Leong Ching Wai, De Xian Tham and Qingxin Zhang
- 2 **Via-in-Mold (ViM) Process for Embedded Wafer Level Package (eWLP)''''! 85**
Soon Wee Ho, Myo Ei Pa Pa, Chee Heng Fong, Zhonghai Wang, He Tong Kang, Ser Choong Chong and Tai Chong Chai
- 2 **Reducing Cu/Sn Bonding Wafer Bow for Fabrication of MEMS Devices''''! 8;**
Li Yan Siow, Huamao Lin and Qing Xin Zhang
- 2 **Investigations on the Mechanical Stability and Integrity of Chip Components after Picking and Placing in the Surface Mount Technology Process Chain''''! 95**
Sebastian Meyer, Heinz Wohlrabe, Klaus-Jürgen Wolter, Hartmut Reuter and Mathias Keil

- ② **Study on Thermo-mechanical Reliability of 3D Stacked Chip SiP based on Cavity Substrate** : 9:
Fengze Hou, Jun Li, Huiqin Xie, Xueping Guo, Liqiang Cao, Yuan Lu and Lixi Wan
- ② **Impact of Ag Plated Surface Roughness towards Die Bond and Wire Bond** : 4
Goh Chen Liew, Khoo Ju Lee, Yeo Kian Hong, Manantan Soriano Aileen and Lim Yuan Ming
- ② **Preparation of Wafer-Level LED Packaging Used Uniform Micro Glass Cavities by an Improved Chemical Foaming Process (CFP)** : 9
Yu Zou, Jintang Shang, Yu Ji, Li Zhang, Chiming Lai, Dong Chen and Kim-Hui Chen