

2014 19th Asia and South Pacific Design Automation Conference

(ASP-DAC 2014)

**Singapore
20-23 January 2014**



**IEEE Catalog Number: CFP14ASP-POD
ISBN: 978-1-4799-2817-0**

2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)

Date: Jan 20-23, 2014

Place: Suntec, Singapore

Table of Contents

Technical Papers

No	Title	Page
1	Normally-Off Computing Project : Challenges and Opportunities	1
2	Novel Nonvolatile Memory Hierarchies to Realize "Normally-Off Mobile Processors"	6
3	Normally-Off MCU Architecture for Low-Power Sensor Node	12
4	Normally-Off Technologies for Healthcare Appliance	17
5	A Dual-Loop Injection-Locked PLL with All-Digital Background Calibration System for On-Chip Clock Generation	21
6	A 950 μ W 5.5-GHz Low Voltage PLL with Digitally-Calibrated ILFD and Linearized Varactor	23
7	A Swing-Enhanced Current-Reuse Class-C VCO with Dynamic Bias Control Circuits	25
8	Design of A High-Performance Millimeter-Wave Amplifier Using Specific Modeling	27
9	A Multi-Mode Reconfigurable Analog Baseband with I/Q Calibration for GNSS Receivers	29
10	An 8b Extremely Area Efficient Threshold Configuring SAR ADC with Source Voltage Shifting Technique	31
11	A Single-Inductor 8-Channel Output DC-DC Boost Converter with Time-Limited Power Distribution Control and Single Shared Hysteresis Comparator	33

12	A DC-DC Boost Converter with Variation Tolerant MPPT Technique and Efficient ZCS Circuit for Thermoelectric Energy Harvesting Applications	35
13	7.3 Gb/s Universal BCH Encoder and Decoder for SSD Controllers	37
14	A High-Speed and Low-Complexity Lens Distortion Correction Processor for Wide-Angle Cameras	39
15	Analytical Placement of Mixed-Size Circuits for Better Detailed-Routability	41
16	Lithographic Defect Aware Placement Using Compact Standard Cells Without Inter-Cell Margin	47
17	Structural Planning of 3D-IC Interconnects by Block Alignment	53
18	Comprehensive Die-Level Assessment of Design Rules and Layouts	61
19	Prefetching Techniques for STT-RAM Based Last-Level Cache in CMP Systems	67
20	CNPUF: A Carbon Nanotube-based Physically Unclonable Function for Secure Low-Energy Hardware Design	73
21	3DCoB: A New Design Approach for Monolithic 3D Integrated Circuits	79
22	Emulator-Oriented Tiny Processors for Unreliable Post-Silicon Devices: A Case Study	85
23	Applying VLSI EDA to Energy Distribution System Design	91
24	A Model-Based Design of Cyber-Physical Energy Systems	97
25	The Data Center as a Grid Load Stabilizer	105
26	Bounding Buffer Space Requirements for Real-Time Priority-Aware Networks	113
27	Task- and Network-Level Schedule Co-Synthesis of Ethernet-Based Time-Triggered Systems	119
28	Service Adaptions for Mixed-Criticality Systems	125
29	Efficient Feasibility Analysis of DAG Scheduling with Real-Time Constraints in the Presence of Faults	131
30	Flexible Packed Stencil Design with Multiple Shaping Apertures for E-Beam Lithography	137
31	Self-Aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography	143
32	Fixing Double Patterning Violations with Look-Ahead	149
33	EUV-CDA: Pattern Shift Aware Critical Density Analysis for EUV Mask Layouts	155
34	Statistical Analysis of Random Telegraph Noise in Digital Circuits	163
35	Semi-Analytical Current Source Modeling of FinFET Devices Operating in Near/Sub-Threshold Regime with Independent Gate Control and Considering Process Variation	167
36	2-SAT Based Linear Time Optimum Two-Domain Clock Skew Scheduling	173
37	Power Minimization of Pipeline Architecture through 1-Cycle Error Correction and Voltage Scaling	179
38	A Silicon Nanodisk Array Structure Realizing Synaptic Response of Spiking Neuron Models with Noise	185
39	Energy Efficient In-Memory Machine Learning for Data Intensive Image-Processing by Non-Volatile Domain-Wall Memory	191
40	Lessons from the Neurons Themselves	197

41	Leveraging the Error Resilience of Machine-Learning Applications for Designing Highly Energy Efficient Accelerators	201
42	ArISE: Aging-Aware Instruction Set Encoding for Lifetime Improvement	207
43	DRuiD: Designing Reconfigurable Architectures with Decision-Making Support	213
44	Edit Distance Based Instruction Merging Technique to Improve Flexibility of Custom Instructions Toward Flexible Accelerator Design	219
45	A Network-Flow-Based Optimal Sample Preparation Algorithm for Digital Microfluidic Biochips	225
46	Exploring Speed and Energy Tradeoffs in Droplet Transport for Digital Microfluidic Biochips	231
47	General Purpose Cross-Referencing Microfluidic Biochip with Reduced Pin-Count	238
48	Wash Optimization for Cross-Contamination Removal in Flow-Based Microfluidic Biochips	244
49	ABCD-NL: Approximating Continuous Non-Linear Dynamical Systems Using Purely Boolean Models for Analog/Mixed-Signal Verification	250
50	Toward Efficient Programming of Reconfigurable Radio Frequency (RF) Receivers	256
51	Efficient Matrix Exponential Method Based on Extended Krylov Subspace for Transient Simulation of Large-Scale Linear Circuits	262
52	SDG2KPN: System Dependency Graph to Function-Level KPN Generation of Legacy Code for MPSoCs	267
53	Low Power Design of the Next-Generation High Efficiency Video Coding	274
54	Mapping Complex Algorithm into FPGA with High Level Synthesis	282
55	Leveraging Parallelism in the Presence of Control Flow on CGRAs	285
56	Physical-Aware Task Migration Algorithm for Dynamic Thermal Management of SMT Multi-Core Processors	292
57	Agile Frequency Scaling for Adaptive Power Allocation in Many-Core Systems Powered by Renewable Energy Sources	298
58	Variation Aware Voltage Island Formation for Power Efficient Near-Threshold Manycore Architectures	304
59	An Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection	311
60	Energy Aware Real-Time Scheduling Policy with Guaranteed Security Protection	317
61	A Comprehensive and Accurate Latency Model for Network-on-Chip Performance Analysis	323
62	A Low-Latency Asynchronous Interconnection Network with Early Arbitration Resolution	329
63	A Vertically Integrated and Interoperable Multi-Vendor Synthesis Flow for Predictable NoC Design in Nanoscale Technologies	337
64	Fuzzy Flow Regulation for Network-on-Chip Based Chip Multiprocessors Systems	343
65	Adjustable Contiguity of Run-Time Task Allocation in Networked Many-Core Systems	349
66	STD-TLB: A STT-RAM-Based Dynamically-Configurable Translation Lookaside Buffer for GPU Architectures	355

67	Training Itself: Mixed-Signal Training Acceleration for Memristor-Based Neural Network	361
68	HDTV1080p HEVC Intra Encoder with Source Texture Based CU/PU Mode Pre-decision	367
69	Fast Large-Scale Optimal Power Flow Analysis for Smart Grid through Network Reduction	373
70	Storage-Less and Converter-Less Maximum Power Point Tracking of Photovoltaic Cells for a Nonvolatile Microprocessor	379
71	Soft Error Resiliency Characterization on IBM BlueGene/Q Processor	385
72	Resiliency for Many-Core System on a Chip	388
73	Rethinking Error Injection for Effective Resilience	390
74	Amphisbaena: Modeling Two Orthogonal Ways to Hunt on Heterogeneous Many-Cores	394
75	Co-Simulation Framework for Streamlining Microprocessor Development on Standard ASIC Design Flow	400
76	Annotation and Analysis Combined Cache Modeling for Native Simulation	406
77	A Scorchingly Fast FPGA-Based Precise L1 LRU Cache Simulator	412
78	Redundant-Via-Aware ECO Routing	418
79	A Fast and Provably Bounded Failure Analysis of Memory Circuits in High Dimensions	424
80	Predicting Circuit Aging Using Ring Oscillators	430
81	Statistical Analysis of Process Variation Based on Indirect Measurements for Electronic System Design	436
82	Symbolic Computation of SNR for Variational Analysis of Sigma-Delta Modulator	443
83	Sparse Statistical Model Inference for Analog Circuits under Process Variations	449
84	Time-Domain Performance Bound Analysis for Analog and Interconnect Circuits Considering Process Variations	455
85	A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-Based Reachability Analysis	461
86	Accurate and Inexpensive Performance Monitoring for Variability-Aware Systems	467
87	Quantifying Workload Dependent Reliability in Embedded Processors	474
88	QED Post-Silicon Validation and Debug: Frequently Asked Questions	478
89	Efficient Synthesis of Quantum Circuits Implementing Clifford Group Operations	483
90	Optimal SWAP Gate Insertion for Nearest Neighbor Quantum Circuits	489
91	Qubit Placement to Minimize Communication Overhead in 2D Quantum Architectures	495
92	A Novel Wirelength-Driven Packing Algorithm for FPGAs with Adaptive Logic Modules	501
93	A Topology-Based ECO Routing Methodology for Mask Cost Minimization	507
94	BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Optimization	513
95	Routability-Driven Bump Assignment for Chip-Package Co-Design	519

96	VFGR: A Very Fast Parallel Global Router with Accurate Congestion Modeling	525
97	Efficient Simulation-Based Optimization of Power Grid with On-Chip Voltage Regulator	531
98	Walking Pads: Fast Power-Supply Pad-Placement Optimization	537
99	Power Supply Noise-Aware Workload Assignments for Homogenous 3D MPSoCs with Thermal Consideration	544
100	SwimmingLane: A Composite Approach to Mitigate Voltage Droop Effects in 3D Power Delivery Network	550
101	Spiking Brain Models: Computation, Memory and Communication Constraints for Custom Hardware Implementation	556
102	Advanced Technologies for Brain-Inspired Computing	563
103	GPGPU Accelerated Simulation and Parameter Tuning for Neuromorphic Applications	570
104	A Scalable Custom Simulation Machine for the Bayesian Confidence Propagation Neural Network Model of the Brain	578
105	No Δ : Leveraging Delta Compression for End-to-End Memory Access in NoC Based Multicores	586
106	DPA: A Data Pattern Aware Error Prevention Technique for NAND Flash Lifetime Extension	592
107	Scattered Refresh: An Alternative Refresh Mechanism to Reduce Refresh Cycle Time	598
108	A Read-Write Aware DRAM Scheduling for Power Reduction in Multi-Core Systems	604
109	A Coherent Hybrid SRAM and STT-RAM L1 Cache Architecture for Shared Memory Multicores	610
110	Allocation of FPGA DSP-Macros in Multi-Process High-Level Synthesis Systems	616
111	Array Scalarization in High Level Synthesis	622
112	Data Compression via Logic Synthesis	628
113	Synthesis of Power- and Area-Efficient Binary Machines for Incompletely Specified Sequences	634
114	Multi-Mode Trace Signal Selection for Post-Silicon Debug	640
115	Implicit Intermittent Fault Detection in Distributed Systems	646
116	A Segmentation-Based BISR Scheme	652
117	Fault-Tolerant TSV by Using Scan-Chain Test TSV	658
118	Suppressing Test Inflation in Shared-Memory Parallel Automatic Test Pattern Generation	664
119	A Volume Diagnosis Method for Identifying Systematic Faults in Lower-Yield Wafer Occurring during Mass Production	670
120	An Overview of Spin-Based Integrated Circuits	676
121	Advances in Spintronics Devices for Microelectronics - from Spin-Transfer Torque to Spin-Orbit Torque	684
122	Hybrid CMOS/Magnetic Process Design Kit and SOT-Based Non-Volatile Standard Cell Architectures	692
123	Architectural Aspects in Design and Analysis of SOT-Based Memories	700
124	Timing Anomalies in Multi-Core Architectures due to the Interference on the Shared Resources	708
125	A Unified Online Directed Acyclic Graph Flow Manager for Multicore Schedulers	714

126	Variation-Aware Statistical Energy Optimization on Voltage-Frequency Island Based MPSoCs under Performance Yield Constraints	720
127	QoS-Aware Dynamic Resource Allocation for Spatial-Multitasking GPUs	726
128	Automated Debugging of Missing Assumptions	732
129	Property Directed Reachability for QF_BV with Mixed Type Atomic Reasoning Units	738
130	Adaptive Interpolation-Based Model Checking	744
131	Efficient Parallel GPU Algorithms for BDD Manipulation	750
132	Efficient Techniques for the Capacitance Extraction of Chip-Scale VLSI Interconnects Using Floating Random Walk Algorithm	756
133	3DLAT: TSV-Based 3D ICs Crosstalk Minimization Utilizing Less Adjacent Transition Code	762
134	Tackling Close-to-Band Passivity Violations in Passive Macro-Modeling	768
135	HIE-Block Latency Insertion Method for Fast Transient Simulation of Nonuniform Multiconductor Transmission Lines	774
136	The Role of Photons in Cryptanalysis	780
137	SPADs for Quantum Random Number Generators and Beyond	788
138	Quantum Key Distribution with Integrated Optics	795
139	Constraint-Based Platform Variants Specification for Early System Verification	800
140	A Transaction-Oriented UVM-Based Library for Verification of Analog Behavior	806
141	Automata-Theoretic Modeling of Fixed-Priority Non-Preemptive Scheduling for Formal Timing Verification	812
142	PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices	818
143	Modeling and Design Analysis of 3D Vertical Resistive Memory - A Low Cost Cross-Point Architecture	825
144	The Stochastic Modeling of TiO ₂ Memristor and Its Usage in Neuromorphic System Design	831
145	Through-Silicon-Via Inductor: Is It Real or Just A Fantasy?	837
146	Design and Control Methodology for Fine Grain Power Gating Based on Energy Characterization and Code Profiling of Microprocessors	843
147	A Hybrid Random Walk Algorithm for 3-D Thermal Analysis of Integrated Circuits	849
148	LightSim : A Leakage Aware Ultrafast Temperature Simulator	855
149	Fast Vectorless Power Grid Verification Using Maximum Voltage Drop Location Estimation	861