2013 IEEE 26th International SOC Conference

(SOCC 2013)

Erlangen, Germany
4-6 September 2013

IEEE Catalog Number: CFP13ASI-POD
ISBN: 978-1-4799-1165-3

TABLE OF CONTENTS

Session WA1A: Design for Testability, and Manufacturability

Chair: Andrew Marshall, University Dallas at Texas

Session WA1B: Biomedical Circuits and Systems

Chair: Ken Hsu, Rochester Institute of Technology

Session WP1A: Wireline and Wireless Communication Circuits and Systems

Chair: Abbes Amira, University of the West of Scottland

Session WP1B - Green Circuits, Systems, and Design Methodologies

Chair: Thomas Büchner, IBM

Session WP2A - Embedded Systems, Multi/Many Core Systems and Embedded Memory Technologies

Chair: Kaiming Ho, Fraunhofer IIS

Session WP2B - Digital Signal Processing (DSP) Circuits and Systems

Chair: Andrew Marshall, University of Dallas at Texas

Session TT1A - **Embedded Tutorial**

Chair: Thomas Büchner, IBM

Session TT1B - **Embedded Tutorial**

Chair: Yuejian Wu, Infinera

Session TPL1 - **Plenary Session**

Chair: Kaijian Shi, Cadence Design Systems

Session TA1A - **System Level Design Methodology and tools**

Chair: Gerd Ascheid, University Aachen RWTH

Session TA1B - **Analog and Mixed-Signal Circuits and Systems**

Chair: Karan Batia, Texas Instruments

Session TP1A - **Reconfigurable and Programmable Circuits and Systems**

Chair: Oliver Sander, Karlsruhe Institute of Technology

Session TP1B **Network on Chip (NoC), Interconnects, and 3D-IC**

Chair: Sao-Jie Chen, National Taiwan University

Panel Discussion

Chair: Andrew Marshall, University of Dallas at Texas
and
Yuejian Wu, Infinera

What is the most important challenge in today's SOC design? N/A

Session TPL2 - Plenary Session

Chair: Norbert Schuhmann, Fraunhofer IIS

Power-Centric Timing Optimization for Low Power CPU Hardening 229
Jon Young, Director Design Consulting, Synopsys Inc., UK

Poster session and reception

Chair: Norbert Schuhmann, Fraunhofer IIS

CoChair: Kaijian Shi, Cadence Design Systems

P1 Effective Signal Region based Analog Mixed Signal Design Considering Variations and Applications 233
Janet Roveda[1], Dung Nguyen[1], Linda Powers[1], Kui Ren[2], Jerie Fairbanks[1]
[1]Univ. of Arizona, [1]State Univ. of New York

P2 DLL-Based Programmable Clock Multiplier Using Differential Toggle-Pulsed Latch 239
Chorng-Sii Hwang[1], Ting-Li Chu[1], Po-Hsun Chen[2]
[1]National Yunlin University of Science and Technology, [2]Industrial Technology Research Institute

P3 Design For Testability automation of mixed-signal integrated circuits 244
Sergey Mosin
Vladimir State University

Session FT1A - Embedded Tutorial

Chair: Yuejian Wu, Infinera

Session FT1B - Embedded Tutorial

Chair: Andrew Marshall, University of Dallas at Texas

Session FA1A - Green Circuits, Systems, and Design Methodologies

Chair: Thomas Büchner, IBM

Session FA1B - System Level Design Methodology and tools

Chair: Yuejian Wu, Infinera

Session FA2A - Green Circuits, Systems, Design Methodologies and Design Verification

Chair: Gururaj Shamanna, Intel Corporation

Session FA2B - Network on Chip (NoC), Interconnects, and 3D-IC

Chair: Danella Zhao, University of Lousiana at Lafayette