

2014 IEEE 32nd VLSI Test Symposium

(VTS 2014)

**Napa, California, USA
13-17 April 2014**



**IEEE Catalog Number: CFP14029-POD
ISBN: 978-1-4799-2612-1**

TABLE OF CONTENTS

FAULT SIMULATION WITH TEST SWITCHING FOR STATIC TEST COMPACTION	1
<i>Pomeranz, Irith</i>	
FAST EVALUATION OF TEST VECTOR SETS USING A SIMULATION-BASED STATISTICAL METRIC	7
<i>Mirkhani, Shahrzad ; Abraham, Jacob A.</i>	
IMPROVING CMOS OPEN DEFECT COVERAGE USING HAZARD ACTIVATED TESTS	13
<i>Han, Chao ; Singh, Adit D.</i>	
EFFICIENT MONTE CARLO-BASED ANALOG PARAMETRIC FAULT MODELLING	19
<i>Stratigopoulos, Haralampos-G. ; Sunter, Stephen</i>	
A METHOD FOR PHASE NOISE EXTRACTION FROM DATA COMMUNICATION	25
<i>Ecker, Allan ; Soma, Mani</i>	
ACCURATE AND EFFICIENT METHOD OF JITTER AND NOISE SEPARATION AND ITS APPLICATION TO ADC TESTING	31
<i>Xu, Li ; Chen, Degang</i>	
INNOVATIVE PRACTICES SESSION 1C: EXISTING/EMERGING LOW POWER TECHNIQUES	36
<i>Dixit, Charutosh ; Tekumalla, Ramesh ; Zhao, Wei ; Mukherjee, Nilanjan ; Chickermane, Vivek</i>	
TESTING METHODS FOR A WRITE-ASSIST DISTURBANCE-FREE DUAL-PORT SRAM	37
<i>Yang, Hao-Yu ; Lin, Chen-Wei ; Huang, Chao-Ying ; Lu, Ching-Ho ; Lai, Chen-An ; Chao, Mango C.-T. ; Huang, Rei-Fu</i>	
BUILT-IN SELF TEST METHODOLOGY FOR DIAGNOSIS OF BACKEND WEAROUT MECHANISMS IN SRAM CELLS	43
<i>Kim, Woongrae ; Milor, Linda</i>	
FAULT MODELING AND TEST ALGORITHM CREATION STRATEGY FOR FINFET-BASED MEMORIES	49
<i>Harutyunyan, G. ; Tshagharyan, G. ; Vardanian, V. ; Zorian, Y.</i>	
NEW TOPIC SESSION 2B: CO-DESIGN AND RELIABILITY OF POWER ELECTRONIC MODULES — CURRENT STATUS AND FUTURE CHALLENGES	55
<i>Kaminska, Bozena ; Courtois, Bernard ; Bailey, Chris</i>	
INNOVATIVE PRACTICES SESSION 2C: ADVANCED IN YIELD LEARNING	56
<i>Lin, Yen-Tzu ; Benware, Brady ; Stine, Brian ; Bhavnagarwala, Azeez</i>	
A BUILT-IN SELF-TEST TECHNIQUE FOR LOAD INDUCTANCE AND LOSSLESS CURRENT SENSING OF DC-DC CONVERTERS	57
<i>Liu, Tao ; Fu, Chao ; Ozev, Sule ; Bakkaloglu, Bertan</i>	
ALTERNATIVE “SAFE” TEST OF HYSTERETIC POWER CONVERTERS	63
<i>Wang, X. ; Blanchard, K. ; Estella, S. ; Chatterjee, A.</i>	
ACCELERATING CAPTURE OF INFREQUENT ERRORS ON ATE FOR SILICON TV TUNERS	69
<i>Fan, Y. ; Verma, A. ; Trager, D.S. ; Poorfard, R.K. ; Janney, J. ; Kumar, S.</i>	
SELF-HEATING THERMAL-AWARE TESTING OF FPGAS	75
<i>Amouri, Abdulazim ; Hepp, Jochen ; Tahoori, Mehdi</i>	
STRUCTURAL SOFTWARE-BASED SELF-TEST OF NETWORK-ON-CHIP	81
<i>Dalirsani, Atefe ; Imhof, Michael E. ; Wunderlich, Hans-Joachim</i>	
ACCELERATED ONLINE ERROR DETECTION IN MANY-CORE MICROPROCESSOR ARCHITECTURES	87
<i>Kaliorakis, Manolis ; Psarakis, Mihalios ; Foutris, Nikos ; Gizopoulos, Dimitris</i>	
INNOVATIVE PRACTICES SESSION 3C: SOLVING TODAY’S TEST CHALLENGES	93
<i>Kim, John ; Meyer, Wolfgang ; Mak, T.M. ; Majumdar, Amitava</i>	
SPECIAL SESSION 4A: ELEVATOR TALKS	94
<i>Dworak, Jennifer</i>	
SPECIAL SESSION 4B: PANEL: TESTING AND CALIBRATION FOR POWER MANAGEMENT CIRCUITS	95
<i>Ozev, Sule ; Bakkaloglu, Bertan ; Ozev, Sule</i>	
INNOVATIVE PRACTICES SESSION 4C: DISRUPTIVE SOLUTIONS IN THE NON-DIGITAL WORLD	96
<i>Majumdar, Amitava ; Natarajan, Suriya ; Majumdar, Amitava ; Sunter, Stephen ; Goteti, Prashant ; Huang, Ke</i>	

TEST GENERATION AND DESIGN-FOR-TESTABILITY FOR FLOW-BASED MVLSI MICROFLUIDIC BIOCHIPS	97
<i>Hu, Kai ; Ho, Tsung-Yi ; Chakrabarty, Krishnendu</i>	
FAULT TOLERANT NANOARRAY CIRCUITS: AUTOMATIC DESIGN AND VERIFICATION	103
<i>Ranone, P. ; Turvani, G. ; Riente, F. ; Graziano, M. ; Roch, M.Ruo ; Zamboni, M.</i>	
DETECTION, DIAGNOSIS, AND REPAIR OF FAULTS IN MEMRISTOR-BASED MEMORIES	109
<i>Kannan, Sachhidh ; Karimi, Naghmeh ; Karri, Ramesh ; Sinanoglu, Ozgur</i>	
QUALITY VERSUS COST ANALYSIS FOR 3D STACKED ICS	115
<i>Taouil, Mottaqiallah ; Hamdioui, Said ; Marinissen, Erik Jan</i>	
TEST PLANNING AND TEST ACCESS MECHANISM DESIGN FOR STACKED CHIPS USING ILP	121
<i>SenGupta, Breeta ; Larsson, Erik</i>	
MODELING LOCATION BASED WAFER DIE YIELD VARIATION IN ESTIMATING 3D STACKED IC YIELD FROM WAFER TO WAFER STACKING	127
<i>Singh, Eshan</i>	
INNOVATIVE PRACTICES SESSION 5C: MACHINE LEARNING AND DATA ANALYSIS IN TEST	133
<i>Biswas, Sounil ; Carulli, John ; Drmanac, Dragoljub Gagi ; Bhattacharjee, Arpan</i>	
SMV METHODOLOGY ENHANCEMENTS FOR HIGH SPEED I/O LINKS OF SOCS	134
<i>Viveros-Wacher, Andres ; Alejos, Ricardo ; Alvarez, Liliana ; Diaz-Castro, Israel ; Marcial, Brenda ; Motola-Acuna, Gaston ; Vega-Ochoa, Edgar-Andrei</i>	
MULTI-CHANNEL TESTING ARCHITECTURE FOR HIGH-SPEED EYE-DIAGRAM USING PIN ELECTRONICS AND SUBSAMPLING MONOBIT RECONSTRUCTION ALGORITHMS	139
<i>Moon, Thomas ; Choi, Hyun Woo ; Keezer, David C. ; Chatterjee, Abhijit</i>	
EXTRACTION OF THRESHOLD VOLTAGE DEGRADATION MODELING DUE TO NEGATIVE BIAS TEMPERATURE INSTABILITY IN CIRCUITS WITH I/O MEASUREMENTS	145
<i>Cha, Soonyoung ; Chen, Chang-Chih ; Liu, Taizhi ; Milor, Linda S.</i>	
AT-SPEED INTERCONNECT TESTING AND TEST-PATH OPTIMIZATION FOR 2.5D ICS	151
<i>Wang, Ran ; Chakrabarty, Krishnendu ; Bhawmik, Sudipta</i>	
BUILT-IN SELF-TEST FOR MANUFACTURING TSV DEFECTS BEFORE BONDING	157
<i>Di Natale, Giorgio ; Flottes, Marie-lise ; Rouzeyre, Bruno ; Zimouche, Hakim</i>	
TSV AWARE TIMING ANALYSIS AND DIAGNOSIS IN PATHS WITH MULTIPLE TSVS	163
<i>Metzler, C. ; Todri-Sanial, A. ; Bosio, A. ; Dilillo, L. ; Girard, P. ; Virazel, A.</i>	
UNSTRUCTURED TEXT: TEST ANALYSIS TECHNIQUES APPLIED TO NON-TEST PROBLEMS	169
<i>Gattiker, Anne</i>	
RELIABILITY ENHANCEMENT USING IN-FIELD MONITORING AND RECOVERY FOR RF CIRCUITS	173
<i>Chang, Doohwang ; Ozev, Sule ; Bakkaloglu, Bertan ; Kiaei, Sayfe ; Afacan, Engin ; Dundar, Gunhan</i>	
CONTINUOUS WAVE RADAR CIRCUITRY TESTING USING OFDM TECHNIQUE	179
<i>Metwally, Mohamed ; L'Esperance, Nicholai ; Xia, Tian ; Slamani, Mustapha</i>	
A BUILT-IN GAIN CALIBRATION TECHNIQUE FOR RF LOW-NOISE AMPLIFIERS	185
<i>Wu, Ya-Ru ; Hsieh, Yi-Keng ; Ku, Po-Chih ; Lu, Liang-Hung</i>	
NEW TOPIC SESSION 7B: CHALLENGES AND OPPORTUNITIES IN TEST AND DESIGN FOR TEST (DFT) OF MEMS SENSORS	191
<i>Kaminska, Bozena ; Courtois, Bernard ; Kaminska, Bozena ; Maher, Mary Ann</i>	
INNOVATIVE PRACTICES SESSION 7C: REDUCED PIN-COUNT TESTING — HOW LOW CAN WE GO?	192
<i>Sunter, Stephen ; Comen, Steve ; Berndt, Paul ; Rajamani, Ram</i>	
SPECIAL SESSION 8A: E.J. MCCLUSKEY DOCTORAL THESIS AWARD SEMI-FINAL	193
<i>Portolan, M. ; Maniatakos, M. ; Maniatakos, M.</i>	
SPECIAL SESSION 8B — PANEL: IN-FIELD TESTING OF SOC DEVICES: WHICH SOLUTIONS BY WHICH PLAYERS?	194
<i>Abraham, Jacob A. ; Gu, Xinli ; MacLaurin, Teresa ; Rajski, Janusz ; Ryan, Paul G. ; Gizopoulos, Dimitris ; Reorda, Matteo Sonza</i>	
SPECIAL SESSION 8C: HOT TOPIC: DESIGNERS' AND TEST RESEARCHERS' ROLES IN ANALOG DESIGN-FOR-TEST	196
<i>Ishida, Masahiro ; Yamaguchi, Takahiro J. ; Soma, Mani ; Fiez, Terri ; Li, Mike Peng</i>	
IDENTIFICATION OF TESTABLE REPRESENTATIVE PATHS FOR LOW-COST VERIFICATION OF CIRCUIT PERFORMANCE DURING MANUFACTURING AND IN-FIELD TESTS	197
<i>Chen, Jifeng ; Winemberg, LeRoy ; Tehranipoor, Mohammad</i>	

POWER/GROUND SUPPLY VOLTAGE VARIATION-AWARE DELAY TEST PATTERN GENERATION	203
<i>Wang, Lu ; Wang, Xutao ; Maleki, Milad ; Liu, Bao</i>	
IMPROVED POWER SUPPLY NOISE CONTROL FOR PSEUDO FUNCTIONAL TEST	209
<i>Zhang, Tengting ; Walker, Duncan M.Hank</i>	
PHASE-LOCKED LOOP DESIGN WITH SPO DETECTION AND CHARGE PUMP TRIMMING FOR REFERENCE SPUR SUPPRESSION	215
<i>Hsiao, Sen-Wen ; Chen, Chung-Chun ; Caplan, Randy ; Galloway, Jeff ; Gray, Blake ; Chatterjee, Abhijit</i>	
DEVELOPMENT AND EMPIRICAL VERIFICATION OF AN ACCURACY MODEL FOR THE POWER DOWN LEAKAGE TESTS	221
<i>Jeong, Jae Woong ; Ozev, Sule ; Taenzler, Friedrich ; Chao, Hui-Chuan</i>	
A 4-GHZ UNIVERSAL HIGH-FREQUENCY ON-CHIP TESTING PLATFORM FOR IP VALIDATION	227
<i>Yang, Ping-Lin ; Lin, Cheng-Chung ; Kuo, Ming-Zhang ; Dhong, Sang-Hoo ; Lin, Chien-Min ; Huang, Kevin ; Peng, Ching-Nen ; Wang, Min-Jer</i>	
HOT TOPIC SESSION 9C: TEST AND FAULT TOLERANCE FOR EMERGING MEMORY TECHNOLOGIES	233
<i>Natarajan, Suriya ; Majumdar, Amitava ; Rajendran, Jeyavijayan</i>	
A SHARED MEMORY BASED PARALLEL DIAGNOSIS SYSTEM	234
<i>Cai, X. ; Gizdarski, E. ; Landau, D.</i>	
AN EFFICIENT DIAGNOSIS METHOD TO DEAL WITH MULTIPLE FAULT-PAIRS SIMULTANEOUSLY USING A SINGLE CIRCUIT MODEL	240
<i>Wu, Cheng-Hung ; Lee, Kuen-Jong ; Lien, Wei-Cheng</i>	
ATOMIC MODEL LEARNING: A MACHINE LEARNING PARADIGM FOR POST SILICON DEBUG OF RF/ANALOG CIRCUITS	246
<i>Deyati, Sabyasachi ; Muldrey, Barry J. ; Banerjee, Aritra ; Chatterjee, Abhijit</i>	
FUNCTIONAL BLOCK EXTRACTION FOR HARDWARE SECURITY DETECTION USING TIME-INTEGRATED AND TIME-RESOLVED EMISSION MEASUREMENTS	252
<i>Stellari, Franco ; Song, Peilin ; Ainspan, Herschel A.</i>	
ACTIVE DEFENSE AGAINST COUNTERFEITING ATTACKS THROUGH ROBUST ANTIFUSE-BASED ON-CHIP LOCKS	258
<i>Basak, Abhishek ; Zheng, Yu ; Bhunia, Swarup</i>	
AUTO-IDENTIFICATION OF POSITIVE FEEDBACK LOOPS IN MULTI-STATE VULNERABLE CIRCUITS	264
<i>Liu, Zhiqiang ; Li, You ; Geiger, Randall L. ; Chen, Degang</i>	
INNOVATIVE PRACTICES SESSION 10C: ADVANCES IN DFT AND COMPRESSION	269
<i>Kapur, Rohit ; Pomeranz, Irith</i>	
ON THE USE OF MULTI-CYCLE TESTS FOR STORAGE OF TWO-CYCLE BROADSIDE TESTS	270
<i>Pomeranz, Irith</i>	
TEST-TIME OPTIMIZATION IN NOC-BASED MANYCORE SOCS USING MULTICAST ROUTING	276
<i>Agrawal, Mukesh ; Chakrabarty, Krishnendu</i>	
ON-CHIP VOLTAGE-DROOP PREDICTION USING SUPPORT-VECTOR MACHINES	282
<i>Ye, Fangming ; Firouzi, Farshad ; Yang, Yang ; Chakrabarty, Krishnendu ; Tahoori, Mehdi B.</i>	
SPECIAL SESSION 11B: ITRS ADAPTIVE TEST UPDATE	288
<i>Carulli, John</i>	
SPECIAL SESSION 11C: YOUNG PROFESSIONALS IN TEST — ELEVATOR TALKS	289
<i>Sanyal, Alodeep ; Li, Yanjing ; Sanyal, Alodeep</i>	
HOT TOPIC SESSION 12A: SPLIT MANUFACTURING — IARPA'S TIC PROGRAM	290
<i>Collins, Dean ; Karri, Ramesh ; Collins, Dean</i>	
HOT TOPIC SESSION 12B: STAY RELEVANT WITH STANDARDS-BASED DFT	292
<i>Clark, C J ; Champac, Victor</i>	
SPECIAL SESSION 12C: YOUNG PROFESSIONALS IN TEST — TOWN MEETING	293
<i>Sanyal, Alodeep ; Li, Yanjing ; Zorian, Yervant</i>	
AUTHOR INDEX	