Proceedings of Technical Program of 2014 International Symposium on VLSI Design, Automation and Test

(VLSI-DAT 2014)

Hsinchu, Taiwan
28-30 April 2014

IEEE Catalog Number: CFP14847-POD
ISBN: 978-1-4799-2777-7

TABLE OF CONTENTS

A 360-Degree Panoramic Video System Design 1
K. Huang, P. Chien, C. Chien, H. Chang, J. Guo

An FPGA Implementation Of High-Throughput Key-Value Store Using Bloom Filter 5
J. Cho, K. Choi

Full System Simulation Framework For Integrated CPU/GPU Architecture 9
P. Wang, G. Liu, J. Yeh, T. Chen, H. Huang, C. Yang, S. Liu, J. Greensky

Assessing Automotive Functional Safety Microprocessor With ISO 26262 Hardware Requirements 13
Y. Chang, L. Huang, H. Liu, C. Yang, C. Chiu

Design Of Low-Cost Elliptic Curve Cryptographic Engines For Ubiquitous Security 17
H. Ting, C. Huang

An Effective Arterial Blood Pressure Signal Processing System Based On EEMD Method 21
S. Chuang, J. Liao, C. Chou, C. Chang, W. Fang

Accelerated Domain Decomposition FEM-BEM Solver For Magnetic Resonance Imaging (MRI) Via Discrete Empirical Interpolation Method 25
N. Farnoosh, A. Polimeridis, T. Klemas, L. Daniel

Complexity-Effective Implementation Of Programmable FIR Filters Using Simplified Canonic Signed Digit Multiplier 29
K. Chang, C. Lin, C. Liu

A Fast Transient And Under/Overshoot Suppression DC-DC Buck Converter With ACP Control 33
J. Lin, J. Shiau, C. Tsai

An Integrated Boost Converter With Maximum Power Point Tracking For Solar Photovoltaic Energy Harvesting 37
S. Wang, H. Wu, C. Wei

A 40-MHz Current-Mode Hysteretic Controlled Switching Converter With Digital Push-Pull Current Pumping Technique For High Performance Microprocessors 41
J. Sankman, M. Song, D. Ma

A 3.5-4GHz FMCW Radar Transceiver Design With Phase-Domain Oversampled Ranging By Utilizing A 1-Bit ΔΣ TDC 45
W. Zhang, Y. Han, F. Chen, B. Zhou, X. Chen, W. Rhee, Z. Wang

A Mixed-Signal Phase-Domain FSK Demodulator For BLE Single-Path Low-IF Receiver 49
C. Hsieh, C. Lai, G> Ke, J. Liu, P. Huang

A Dual-Mode CMOS Image Sensor For Optical Wireless Communication 53
C. Lin, C. Hsieh, R. Chen

Energy-Efficient Low-Noise 16-Channel Analog-Front-End Circuit For Bio-Potential Acquisition 57
S. Wu, P. Huang, T. Huang, K. Chen, J. Chiou, K. Chen, C. Chiu, H. Tong, C. Chuang, W. Hwang

A Passive Supply-Resonance Suppression Filter Utilizing Inductance-Enhanced Coupled Bonding-Wire Coils 61
T. Hayashi, N. Miura, K. Yoshikawa, M. Nagata

Analog Front-End Amplifier For ECG Applications With Feed-Forward EOS Cancellation 65
C. Tu, T. Lin

Low-Complexity Architecture For Chase Soft-Decision Reed-Solomon Decoding 69
Y. Lu, S. Chung, M. Shieh

Low Complexity Stereo Matching Algorithm Using Adaptive Sized Square Window 73
D. Yang, L. Chu, C. Chen, J. Gan, J. Wang, M. Shieh

A Hardware-Friendly Method For Rate-Distortion Optimization Of HEVC Intra Coding 77
W. Shen, Y. Fan, L. Huang, J. Li, X. Zeng

VLSI Implementations Of Stereo Matching Using Dynamic Programming 81
S. Hsiao, W. Wang, P. Wu

An All-Digital Delay-Locked Loop For High-Speed Memory Interface Applications 85
S. Chen, M. Ho, Y. Sun, M. Lin, J. Lai

An Ultra-Low-Power Adaptive-Body-Bias Control For Subthreshold Circuits 89
S. Luo, C. Huang, L. Chiou

All-Digital Delay-Locked Loop For 3D-IC Die-To-Die Clock Synchronization 93
C. Chung, C. Hou

An All-Digital Phase-Locked Loop Compiler With Liberty Timing Files 97
C. Chung, D. Sheng, C. Chen

A 1V 10-Bit 500KS/s Energy-Efficient SAR ADC Using Master-Slave DAC Technique In 180nm CMOS 101
Y. Yu, F. Huang, C. Wang
A 17-nW, 0.5V, 500S/s, Rail-To-Rail SAR ADC With 8.1 Effective Number Of Bits 105
R. Kuo, H. Hong
Low Power Pipelined SAR ADC With Loading-Free Architecture 109
J. Wu, S. Chang, S. Lin, C. Huang, G. Huang
A 22.4fJ/Conversion 0.7V 1.6μW 10-Bit Successive Approximation ADC 113
M. Sheu, T. Liu, L. Tsao
Thermal-Aware Dynamic Buffer Allocation For Proactive Routing Algorithm On 3D Network-On-Chip Systems 117
Y. Lee, H. Hsin, K. Chen, E. Chang, A. Wu
C3Map And ARPSO Based Mapping Algorithms For Energy-Efficient Regular 3-D NoC Architectures 121
K. Bhardwaj, P. Mane
LMS-Based Adaptive Temperature Prediction Scheme For Proactive Thermal-Aware Three-Dimensional Network-On-Chip Systems 125
K. Chen, H. Li, A. Wu
Projective Geometry And Precedence Constraint Based Application Mapping On Multicore Network-On-Chip Systems 129
J. Porwal, S. Diwale, V. Kumar, S. Patkar
Skillfully Diminishing Antenna Effect In Layer Assignment Stage 133
C. Lin, W. Liu, Y. Li
Triangle-Based Process Hotspot Classification With Dummification In EUVL 137
P. Wu, C. Chen, C. Wu, T. Ho
Two-Staged Parallel Layer-Aware Partitioning For 3D Designs 141
Y. Chen, J. Huang
Keep-Out-Zone Analysis For Three-Dimensional ICs 145
M. Said, M. El-Sayed, F. Mehdipour, N. Miyakawa
A Novel Abstraction-Guided Simulation Approach Using Posterior Probabilities For Verification 149
J. Wang, H. Li, X. Li
Output Selection For Test Response Compaction Based On Multiple Counters 153
W. Lien, K. Lee, K. Chakrabarty, T. Hsieh
On Efficient Error-Tolerability Evaluation And Maximization For Image Processing Applications 157
T. Hsieh, K. Li, Y. Peng
Oscillation-Based Diagnosis By Using Harmonics Analysis On Analog Filters 161
Y. Wang, H. Wang, D. Meng, B. Zhou
SAT-Based Complete Logic Implication With Application To Logic Optimization 165
Y. Chen, K. Ji
Simultaneous Optimization For Low Dropout Regulator And Its Error Amplifier With Process Variation 169
Y. Chen, G. Chu, Y. Lien, C. Lee, C. Liu
An Automatic Synthesis Tool For Nanometer Low Dropout Regulator Using Simulation Based Model And Geometric Programming 173
S. Hsu, W. Chen, J. Zheng, S. Liu, P. Pan, H. Chen
Power-Switch Routing For Reducing Dynamic IR Drop In Multi-Domain MTCMOS Designs 177
Y. Wang, M. Chao, S. Chen, H. Li
A Power Delivery Network (PDN) Engineering Change Order (ECO) Approach For Repairing IR-Drop Failures After The Routing Stage 181
T. Tseng, C. Lin, C. Lee, Y. Chou, D. Kwai
A Novel Power Noise Simulation Methodology For Chip Design Using Wafer Level Chip Scale Packaging 185
Y. Wu, Z. Hao, J. Han, J. Tsai
Optimized Stacking Order For 3D-Stacked ICs Considering The Probability And Cost Of Failed Bonding 189
C. Hao, L. Huaguo, L. Yang, O. Yiming
Efficient Test Length Reduction Techniques For Interpose-Based 2.5D ICs 193
S. Lu, H. Li, M. Hashizume, J. Hong, Z. Tsai
A Novel DFT Architecture For 3DIC Test, Diagnosis And Repair 197
M. Lee, S. Adham, M. Wang, C. Peng, H. Lin, S. Hsu, H. Chen
A 1.5GHz All-Digital Frequency-Locked Loop With 1-Bit ΔΣ Frequency Detection In 0.18um CMOS 201
H. Zhuo, Y. Li, W. Rhee, Z. Wang

A 3X-Oversampling Hybrid Clock And Data Recovery Circuit With Programmable Bandwidth 205
J. Jheng, W. Chang, T. Lee
A Low-Area Digitalized Channel Selection Filter For DSRC System 209
H. Lin, J. Lin, M. Chuang
Event-Driven Read-Out Circuits For Energy-Efficient Sensor-SoC's 213
C. Lee, K. Lai, S. Hsu
Energy Efficiency In The Internet Of Things - Critical Or Nice-To-Have? 215
Y. Chen
Smart Feature Detection Device For Cloud Based Video Recognition System 216
T. Ikenaga, T. Suzuki
Bias Adapted Operation Of CMOS PA For Handset Application. 219
B. Kim
Highly Integrated 4G Front End Modules For Handset Applications - A Designer's Perspective 220
N. Cheng
Next Generation Front End Solutions For Mobile Application 221
E. Spears
Design-For-Diagnosis: Your Safety Net In Catching Design Errors In Known Good Dies In CoWosTM /3D ICs 222
S. Goel, M. Wang, S. Adham, A. Mehta, F. Lee
Power Integrity Optimization On USB Power Distribution Network For EMI Reduction 226
K. Hung, T. Chen
A Frequency-Domain Detection And Estimation Scheme For Single-Tone Interference Suppression 230
H. Wang
Apply High-Level Synthesis Design And Verification Methodology On Floating-Point Unit Implementation 234
C. Chen, C. Yu, Y. Lu, C. Wu
Practical Electrical Parameter Aware Methodology For Analog Designers With Emphasis On LDE Aware For Devices 238
H. Chen, M. Juan, A. Guan
Highly Automated And Efficient Simulation Environment With UVM 242
H. Yang
Roadway To Innovation 245
R. Martino
Internet Of Things: Connecting The Physical And Digital Worlds 246
D. Patel
Precision Material Engineering - An Equipment Point Of View 247
M. Chang
Trends And Directions In Networking - Impact Of Virtualization And Cloud 250
A. Tambe
Scaling Trends And Challenges Of Advanced Memory Technology 251
S. Lee
Electroceuticals - Replacing Drugs By Devices Enabled Through Advanced VLSI Technologies 252
D. Prutchi
Will Reliability Limit Moore's Law? 253
A. Oates
Advanced CMOS Reliability Challenges 254
C. Prasad
Design For Reliability For Low Power Digital Circuits 256
S. Kalpat
The Resilience Wall: Cross-Layer Solution Strategies 257
S. Mitra, P. Bose, E. Cheng, C. Cher, H. Cho, R. Joshi, Y. Kim, C. Lefurgy, Y. Li, K. Rodbell, K. Skadron, J. Stathis, L. Szafaryn
Characterization And Compensation Of Performance Variability Using On-Chip Monitors 268
A. Islam, H. Onodera
Dark Silicon - A Thermal Perspective 272
J. Henkel
Thermal Challenges To Building Reliable Embedded Systems 273
Z. Peng
SiGe BiCMOS Technology And Circuits For Active Safety Systems 275
F. Dielacher, M. Tiebout, R. Lachner, H. Knapp, K. Aufinger, W. Sansen
SOI Technology: An Opportunity For RF Designers? 279
J. Raskin

Design Trends And Test Challenges In Automotive Electronics 281
L. Wang
A Survey Of Technical Trend Of ADAS And Autonomous Driving 282
R. Okuda, Y. Kajiwara, K. Terashima
Author Index