

**Proceedings of Technical Program of
2014 International Symposium on
VLSI Design, Automation and Test
(VLSI-DAT 2014)**

**Hsinchu, Taiwan
28-30 April 2014**



**IEEE Catalog Number: CFP14847-POD
ISBN: 978-1-4799-2777-7**

TABLE OF CONTENTS

A 360-Degree Panoramic Video System Design	1
<i>K. Huang, P. Chien, C. Chien, H. Chang, J. Guo</i>	
An FPGA Implementation Of High-Throughput Key-Value Store Using Bloom Filter	5
<i>J. Cho, K. Choi</i>	
Full System Simulation Framework For Integrated CPU/GPU Architecture	9
<i>P. Wang, G. Liu, J. Yeh, T. Chen, H. Huang, C. Yang, S. Liu, J. Greensky</i>	
Assessing Automotive Functional Safety Microprocessor With ISO 26262 Hardware Requirements	13
<i>Y. Chang, L. Huang, H. Liu, C. Yang, C. Chiu</i>	
Design Of Low-Cost Elliptic Curve Cryptographic Engines For Ubiquitous Security	17
<i>H. Ting, C. Huang</i>	
An Effective Arterial Blood Pressure Signal Processing System Based On EEMD Method	21
<i>S. Chuang, J. Liao, C. Chou, C. Chang, W. Fang</i>	
Accelerated Domain Decomposition FEM-BEM Solver For Magnetic Resonance Imaging (MRI) Via Discrete Empirical Interpolation Method	25
<i>N. Farnoosh, A. Polimeridis, T. Klemas, L. Daniel</i>	
Complexity-Effective Implementation Of Programmable FIR Filters Using Simplified Canonic Signed Digit Multiplier	29
<i>K. Chang, C. Lin, C. Liu</i>	
A Fast Transient And Under/Overshoot Suppression DC-DC Buck Converter With ACP Control	33
<i>J. Lin, J. Shiau, C. Tsai</i>	
An Integrated Boost Converter With Maximum Power Point Tracking For Solar Photovoltaic Energy Harvesting	37
<i>S. Wang, H. Wu, C. Wei</i>	
A 40-MHz Current-Mode Hysteretic Controlled Switching Converter With Digital Push-Pull Current Pumping Technique For High Performance Microprocessors	41
<i>J. Sankman, M. Song, D. Ma</i>	
A 3.5-4GHz FMCW Radar Transceiver Design With Phase-Domain Oversampled Ranging By Utilizing A 1-Bit $\Delta\Sigma$ TDC	45
<i>W. Zhang, Y. Han, F. Chen, B. Zhou, X. Chen, W. Rhee, Z. Wang</i>	
A Mixed-Signal Phase-Domain FSK Demodulator For BLE Single-Path Low-IF Receiver	49
<i>C. Hsieh, C. Lai, G. Ke, J. Liu, P. Huang</i>	
A Dual-Mode CMOS Image Sensor For Optical Wireless Communication	53
<i>C. Lin, C. Hsieh, R. Chen</i>	
Energy-Efficient Low-Noise 16-Channel Analog-Front-End Circuit For Bio-Potential Acquisition	57
<i>S. Wu, P. Huang, T. Huang, K. Chen, J. Chiou, K. Chen, C. Chiu, H. Tong, C. Chuang, W. Hwang</i>	
A Passive Supply-Resonance Suppression Filter Utilizing Inductance-Enhanced Coupled Bonding-Wire Coils	61
<i>T. Hayashi, N. Miura, K. Yoshikawa, M. Nagata</i>	
Analog Front-End Amplifier For ECG Applications With Feed-Forward EOS Cancellation	65
<i>C. Tu, T. Lin</i>	
Low-Complexity Architecture For Chase Soft-Decision Reed-Solomon Decoding	69
<i>Y. Lu, S. Chung, M. Shieh</i>	
Low Complexity Stereo Matching Algorithm Using Adaptive Sized Square Window	73
<i>D. Yang, L. Chu, C. Chen, J. Gan, J. Wang, M. Shieh</i>	
A Hardware-Friendly Method For Rate-Distortion Optimization Of HEVC Intra Coding	77
<i>W. Shen, Y. Fan, L. Huang, J. Li, X. Zeng</i>	
VLSI Implementations Of Stereo Matching Using Dynamic Programming	81
<i>S. Hsiao, W. Wang, P. Wu</i>	
An All-Digital Delay-Locked Loop For High-Speed Memory Interface Applications	85
<i>S. Chen, M. Ho, Y. Sun, M. Lin, J. Lai</i>	
An Ultra-Low-Power Adaptive-Body-Bias Control For Subthreshold Circuits	89
<i>S. Luo, C. Huang, L. Chiou</i>	
All-Digital Delay-Locked Loop For 3D-IC Die-To-Die Clock Synchronization	93
<i>C. Chung, C. Hou</i>	
An All-Digital Phase-Locked Loop Compiler With Liberty Timing Files	97
<i>C. Chung, D. Sheng, C. Chen</i>	

A 1V 10-Bit 500KS/s Energy-Efficient SAR ADC Using Master-Slave DAC Technique In 180nm CMOS	101
<i>Y. Yu, F. Huang, C. Wang</i>	
A 17-nW, 0.5V, 500S/s, Rail-To-Rail SAR ADC With 8.1 Effective Number Of Bits	105
<i>R. Kuo, H. Hong</i>	
Low Power Pipelined SAR ADC With Loading-Free Architecture	109
<i>J. Wu, S. Chang, S. Lin, C. Huang, G. Huang</i>	
A 22.4fJ/Conversion 0.7V 1.6μW 10-Bit Successive Approximation ADC	113
<i>M. Sheu, T. Liu, L. Tsao</i>	
Thermal-Aware Dynamic Buffer Allocation For Proactive Routing Algorithm On 3D Network-On-Chip Systems	117
<i>Y. Lee, H. Hsin, K. Chen, E. Chang, A. Wu</i>	
C3Map And ARPSO Based Mapping Algorithms For Energy-Efficient Regular 3-D NoC Architectures	121
<i>K. Bhardwaj, P. Mane</i>	
LMS-Based Adaptive Temperature Prediction Scheme For Proactive Thermal-Aware Three-Dimensional Network-On-Chip Systems	125
<i>K. Chen, H. Li, A. Wu</i>	
Projective Geometry And Precedence Constraint Based Application Mapping On Multicore Network-On-Chip Systems	129
<i>J. Porwal, S. Divale, V. Kumar, S. Patkar</i>	
Skillfully Diminishing Antenna Effect In Layer Assignment Stage	133
<i>C. Lin, W. Liu, Y. Li</i>	
Triangle-Based Process Hotspot Classification With Dummification In EUVL	137
<i>P. Wu, C. Chen, C. Wu, T. Ho</i>	
Two-Stage Parallel Layer-Aware Partitioning For 3D Designs	141
<i>Y. Chen, J. Huang</i>	
Keep-Out-Zone Analysis For Three-Dimensional ICs	145
<i>M. Said, M. El-Sayed, F. Mehdipour, N. Miyakawa</i>	
A Novel Abstraction-Guided Simulation Approach Using Posterior Probabilities For Verification	149
<i>J. Wang, H. Li, X. Li</i>	
Output Selection For Test Response Compaction Based On Multiple Counters	153
<i>W. Lien, K. Lee, K. Chakrabarty, T. Hsieh</i>	
On Efficient Error-Tolerability Evaluation And Maximization For Image Processing Applications	157
<i>T. Hsieh, K. Li, Y. Peng</i>	
Oscillation-Based Diagnosis By Using Harmonics Analysis On Analog Filters	161
<i>Y. Wang, H. Wang, D. Meng, B. Zhou</i>	
SAT-Based Complete Logic Implication With Application To Logic Optimization	165
<i>Y. Chen, K. Ji</i>	
Simultaneous Optimization For Low Dropout Regulator And Its Error Amplifier With Process Variation	169
<i>Y. Chen, G. Chu, Y. Lien, C. Lee, C. Liu</i>	
An Automatic Synthesis Tool For Nanometer Low Dropout Regulator Using Simulation Based Model And Geometric Programming	173
<i>S. Hsu, W. Chen, J. Zheng, S. Liu, P. Pan, H. Chen</i>	
Power-Switch Routing For Reducing Dynamic IR Drop In Multi-Domain MTCMOS Designs	177
<i>Y. Wang, M. Chao, S. Chen, H. Li</i>	
A Power Delivery Network (PDN) Engineering Change Order (ECO) Approach For Repairing IR-Drop Failures After The Routing Stage	181
<i>T. Tseng, C. Lin, C. Lee, Y. Chou, D. Kwai</i>	
A Novel Power Noise Simulation Methodology For Chip Design Using Wafer Level Chip Scale Packaging	185
<i>Y. Wu, Z. Hao, J. Han, J. Tsai</i>	
Optimized Stacking Order For 3D-Stacked ICs Considering The Probability And Cost Of Failed Bonding	189
<i>C. Hao, L. Huaguo, L. Yang, O. Yiming</i>	
Efficient Test Length Reduction Techniques For Interpose-Based 2.5D ICs	193
<i>S. Lu, H. Li, M. Hashizume, J. Hong, Z. Tsai</i>	
A Novel DFT Architecture For 3DIC Test, Diagnosis And Repair	197
<i>M. Lee, S. Adham, M. Wang, C. Peng, H. Lin, S. Hsu, H. Chen</i>	
A 1.5GHz All-Digital Frequency-Locked Loop With 1-Bit $\Delta\Sigma$ Frequency Detection In 0.18μm CMOS	201
<i>H. Zhuo, Y. Li, W. Rhee, Z. Wang</i>	

A 3X-Oversampling Hybrid Clock And Data Recovery Circuit With Programmable Bandwidth	205
<i>J. Jheng, W. Chang, T. Lee</i>	
A Low-Area Digitalized Channel Selection Filter For DSRC System	209
<i>H. Lin, J. Lin, M. Chuang</i>	
Event-Driven Read-Out Circuits For Energy-Efficient Sensor-SoC's	213
<i>C. Lee, K. Lai, S. Hsu</i>	
Energy Efficiency In The Internet Of Things - Critical Or Nice-To-Have?	215
<i>Y. Chen</i>	
Smart Feature Detection Device For Cloud Based Video Recognition System	216
<i>T. Ikenaga, T. Suzuki</i>	
Bias Adapted Operation Of CMOS PA For Handset Application.	219
<i>B. Kim</i>	
Highly Integrated 4G Front End Modules For Handset Applications - A Designer's Perspective	220
<i>N. Cheng</i>	
Next Generation Front End Solutions For Mobile Application	221
<i>E. Spears</i>	
Design-For-Diagnosis: Your Safety Net In Catching Design Errors In Known Good Dies In CoWos™ /3D ICs	222
<i>S. Goel, M. Wang, S. Adham, A. Mehta, F. Lee</i>	
Power Integrity Optimization On USB Power Distribution Network For EMI Reduction	226
<i>K. Hung, T. Chen</i>	
A Frequency-Domain Detection And Estimation Scheme For Single-Tone Interference Suppression	230
<i>H. Wang</i>	
Apply High-Level Synthesis Design And Verification Methodology On Floating-Point Unit Implementation	234
<i>C. Chen, C. Yu, Y. Lu, C. Wu</i>	
Practical Electrical Parameter Aware Methodology For Analog Designers With Emphasis On LDE Aware For Devices	238
<i>H. Chen, M. Juan, A. Guan</i>	
Highly Automated And Efficient Simulation Environment With UVM	242
<i>H. Yang</i>	
Roadway To Innovation	245
<i>R. Martino</i>	
Internet Of Things: Connecting The Physical And Digital Worlds	246
<i>D. Patel</i>	
Precision Material Engineering - An Equipment Point Of View	247
<i>M. Chang</i>	
Trends And Directions In Networking - Impact Of Virtualization And Cloud	250
<i>A. Tambe</i>	
Scaling Trends And Challenges Of Advanced Memory Technology	251
<i>S. Lee</i>	
Electroceuticals - Replacing Drugs By Devices Enabled Through Advanced VLSI Technologies	252
<i>D. Prutchi</i>	
Will Reliability Limit Moore's Law?	253
<i>A. Oates</i>	
Advanced CMOS Reliability Challenges	254
<i>C. Prasad</i>	
Design For Reliability For Low Power Digital Circuits	256
<i>S. Kalpat</i>	
The Resilience Wall: Cross-Layer Solution Strategies	257
<i>S. Mitra, P. Bose, E. Cheng, C. Cher, H. Cho, R. Joshi, Y. Kim, C. Lefurgy, Y. Li, K. Rodbell, K. Skadron, J. Stathis, L. Szafaryn</i>	
Characterization And Compensation Of Performance Variability Using On-Chip Monitors	268
<i>A. Islam, H. Onodera</i>	
Dark Silicon - A Thermal Perspective	272
<i>J. Henkel</i>	
Thermal Challenges To Building Reliable Embedded Systems	273
<i>Z. Peng</i>	
SiGe BiCMOS Technology And Circuits For Active Safety Systems	275
<i>F. Dielacher, M. Tiebout, R. Lachner, H. Knapp, K. Aufinger, W. Sansen</i>	
SOI Technology: An Opportunity For RF Designers?	279
<i>J. Raskin</i>	

Design Trends And Test Challenges In Automotive Electronics	281
<i>L. Wang</i>	
A Survey Of Technical Trend Of ADAS And Autonomous Driving	282
<i>R. Okuda, Y. Kajiwara, K. Terashima</i>	
Author Index	