

2014 19th IEEE European Test Symposium

(ETS 2014)

**Paderborn, Germany
26-30 May 2014,**



**IEEE Catalog Number: CFP14216-POD
ISBN: 978-1-4799-3416-4**

TABLE OF CONTENTS

MAJOR ERAS OF DESIGN FOR TEST	1
<i>Rhines, Walden C.</i>	
FACTORING VARIABILITY IN THE DESIGN/TECHNOLOGY CO OPTIMISATION (DTCO) IN ADVANCED CMOS	2
<i>Asenov, Asen</i>	
TWO SOFT-ERROR MITIGATION TECHNIQUES FOR FUNCTIONAL UNITS OF DSP PROCESSORS	3
<i>Rohani, Alireza ; Kerkhoff, Hans G.</i>	
REDUCING EMBEDDED SOFTWARE RADIATION-INDUCED FAILURES THROUGH CACHE MEMORIES	9
<i>Santini, Thiago ; Rech, Paolo ; Nazar, Gabriel ; Carro, Luigi ; Wagner, Flavio Rech</i>	
DETECTION CONDITIONS FOR ERRORS IN SELF-ADAPTIVE BETTER-THAN-WORST- CASE DESIGNS	15
<i>Polian, Ilia ; Jiang, Jie ; Singh, Adit</i>	
SYSTEMATIC GENERATION OF DIAGNOSTIC SOFTWARE-BASED SELF-TEST ROUTINES FOR PROCESSOR COMPONENTS	21
<i>Scholzel, Mario ; Koal, Tobias ; Vierhaus, Heinrich T.</i>	
DIAGNOSIS OF MULTIPLE FAULTS WITH HIGHLY COMPACTED TEST RESPONSES	27
<i>Cook, Alejandro ; Wunderlich, Hans-Joachim</i>	
IMPROVING POLYNOMIAL DATAPATH DEBUGGING WITH HEDS	33
<i>Sadeghi-Kohan, Somayeh ; Behnam, Payman ; Alizadeh, Bijan ; Fujita, Masahiro ; Navabi, Zainalabedin</i>	
TEST-MODE-ONLY SCAN ATTACK USING THE BOUNDARY SCAN CHAIN	39
<i>Ali, Sk Subidh ; Sinanoglu, Ozgur ; Karri, Ramesh</i>	
A TRUE RANDOM NUMBER GENERATOR WITH ON-LINE TESTABILITY	45
<i>Bohl, E. ; Lewis, M. ; Gallein, S.</i>	
A NEW EFFICIENCY CRITERION FOR SECURITY ORIENTED ERROR CORRECTING CODES	51
<i>Neumeier, Yaara ; Keren, Osnat</i>	
SHADOW-SCAN DESIGN WITH LOW LATENCY OVERHEAD AND IN-SITU SLACK-TIME MONITORING	57
<i>Sarrazin, Sebastien ; Evain, Samuel ; Miro-Panades, Ivan ; Valentian, Alexandre ; Pajaniradja, Suresh ; de Barros Naviner, Lirida Alves ; Gherman, Valentin</i>	
SAT-BASED SPEEDPATH DEBUGGING USING WAVEFORMS	63
<i>Dehbashi, Mehdi ; Fey, Gorschwin</i>	
SMART-HOPPING: HIGHLY EFFICIENT ISA-LEVEL FAULT INJECTION ON REAL HARDWARE	69
<i>Schirmeier, Horst ; Rademacher, Lars ; Spinczyk, Olaf</i>	
ANALYSIS AND MITIGATION OF SINGLE EVENT EFFECTS ON FLASH-BASED FPGAS	75
<i>Sterpone, Luca ; Du, Boyang</i>	
INCREMENTAL COMPUTATION OF DELAY FAULT DETECTION PROBABILITY FOR VARIATION-AWARE TEST GENERATION	81
<i>Wagner, Marcus ; Wunderlich, Hans-Joachim</i>	
VARIATION-AWARE DETERMINISTIC ATPG	87
<i>Sauer, Matthias ; Polian, Ilia ; Imhof, Michael E. ; Mumtaz, Abdullah ; Schneider, Eric ; Czutro, Alexander ; Wunderlich, Hans-Joachim ; Becker, Bernd</i>	
OPTIMIZATION-BASED MULTIPLE TARGET TEST GENERATION FOR HIGHLY COMPACTED TEST SETS	93
<i>Eggersglub, Stephan ; Schmitz, Kenneth ; Krenz-Baath, Rene ; Drechsler, Rolf</i>	
SITE DEPENDENCIES IN A MULTISITE TESTING ENVIRONMENT	99
<i>Lehner, Thomas ; Kuhr, Andreas ; Wahl, Michael ; Bruck, Rainer</i>	
M-S SPECIFICATION BINNING BASED ON DIGITALLY CODED INDIRECT MEASUREMENTS	105
<i>Gomez-Pau, Alvaro ; Balado, Luz ; Figueras, Joan</i>	
AVOIDING BURNT PROBE TIPS: PRACTICAL SOLUTIONS FOR TESTING INTERNALLY REGULATED POWER SUPPLIES	111
<i>Swanson, Richard ; Wong, Anna ; Ethirajan, Suraj ; Majumdar, Amitava</i>	

ERROR DETECTION AND RECOVERY IN BETTER-THAN-WORST-CASE TIMING DESIGNS	117
<i>Singh, Adit D.</i>	
FAULT INJECTION AND FAULT TOLERANCE METHODOLOGIES FOR ASSESSING DEVICE ROBUSTNESS AND MITIGATING AGAINST IONIZING RADIATION.....	123
<i>Alexandrescu, Dan ; Sterpone, Luca ; Lopez-Ongil, Celia</i>	
ON THE IMPACT OF PROCESS VARIABILITY AND AGING ON THE RELIABILITY OF EMERGING MEMORIES (EMBEDDED TUTORIAL).....	129
<i>Indaco, Marco ; Prinetto, Paolo ; Vatajelu, Elena I.</i>	
CELL-AWARE EXPERIENCES IN A HIGH-QUALITY AUTOMOTIVE TEST SUITE	139
<i>Hapke, F. ; Arnold, R. ; Beck, M. ; Baby, M. ; Straehle, S. ; Goncalves, J.F. ; Panait, A. ; Behr, R. ; Maugard, G. ; Prashanthi, A. ; Schloeffel, J. ; Redemund, W. ; Glowatz, A. ; Fast, A. ; Rajski, J.</i>	
QUANTIFIED CONTRIBUTION OF DESIGN FOR MANUFACTURING TO YIELD AT 28NM	145
<i>Herrmann, Thomas ; Malik, Shobhit ; Madhavan, Sriram</i>	
POST-BOND TEST OF THROUGH-SILICON VIAS WITH OPEN DEFECTS.....	151
<i>Rodriguez-Montanes, R. ; Arumi, D. ; Figueras, J.</i>	
OPTIMIZATION OF ANALOG FAULT COVERAGE BY EXPLOITING DEFECT-SPECIFIC MASKING.....	157
<i>Coyette, Anthony ; Gielen, Georges ; Vanhooren, Ronny ; Dobbelaere, Wim</i>	
INL SYSTEMATIC REDUCED-TEST TECHNIQUE FOR PIPELINE ADCS.....	163
<i>Peralias, Eduardo ; Gines, Antonio ; Rueda, Adoracion</i>	
BUILT-IN SELF-CALIBRATION OF CMOS-COMPATIBLE THERMOPILE SENSOR WITH ON-CHIP ELECTRICAL STIMULUS	169
<i>Li, Jia ; Huang, Zhuolei ; Wang, Weibing</i>	
RECONFIGURABLE HIGH PERFORMANCE ARCHITECTURES: HOW MUCH ARE THEY READY FOR SAFETY-CRITICAL APPLICATIONS?	175
<i>Sabena, D. ; Sterpone, L. ; Scholzel, Mario ; Koal, Tobias ; Vierhaus, H.T. ; Wong, S. ; Glein, R. ; Rittner, F. ; Stender, C. ; Porrmann, M. ; Hagemeyer, J.</i>	
SECURE AND EFFICIENT LBIST FOR FEEDBACK SHIFT REGISTER-BASED CRYPTOGRAPHIC SYSTEMS	183
<i>Dubrova, Elena ; Naslund, Mats ; Selander, Goran</i>	
USING DYNAMIC SHIFT TO REDUCE TEST DATA VOLUME IN HIGH-COMPRESSION DESIGNS	189
<i>Lin, Xijiang ; Kassab, Mark ; Rajski, Janusz</i>	
OUTPUT-BIT SELECTION WITH X-AVOIDANCE USING MULTIPLE COUNTERS FOR TEST-RESPONSE COMPACTION	195
<i>Lien, Wei-Cheng ; Lee, Kuen-Jong ; Chakrabarty, Krishnendu ; Hsieh, Tong-Yu</i>	
A DISTANCE-BASED TEST CUBE MERGING PROCEDURE FOR COMPATIBLE AND INCOMPATIBLE TEST CUBES	201
<i>Pomeranz, Irith</i>	
LOGIC SIMULATION AND FAULT COLLAPSING WITH SHARED STRUCTURALLY SYNTHESIZED BDDS	203
<i>Mironov, Dmitri ; Ubar, Raimund ; Raik, Jaan</i>	
ANALYSIS OF CELL-AWARE TEST PATTERN EFFECTIVENESS — A CASE STUDY USING A 32-BIT AUTOMOTIVE MICROCONTROLLER.....	205
<i>Prabhu, Athul ; Vorisek, Vlado ; Lang, Helmut ; Schumann, Thomas</i>	
A GENERIC AND HIGH-LEVEL MODEL OF LARGE UNRELIABLE NOCS FOR FAULT TOLERANCE AND PERFORMANCE ANALYSIS	207
<i>Chaix, Fabien ; Zergainoh, Nacer-Eddine ; Nicolaidis, Michael</i>	
PROPERTY-CHECKING BASED LBIST FOR IMPROVED DIAGNOSABILITY.....	209
<i>Prabhu, Sarvesh ; Acharya, Vineeth V. ; Bagri, Sharad ; Hsiao, Michael S.</i>	
A COLLISION RESISTANT DETERMINISTIC RANDOM BIT GENERATOR WITH FAULT ATTACK DETECTION POSSIBILITIES.....	211
<i>Bohl, E. ; Lewis, M. ; Damm, K.</i>	
IBOX — JITTER BASED POWER SUPPLY NOISE SENSOR	213
<i>Valka, M. ; Bosio, A. ; Dilillo, L. ; Todri, A. ; Virazel, A. ; Girard, P. ; Debaud, P. ; Guilhot, S.</i>	
A NOVEL ADAPTIVE FAULT TOLERANT FLIP-FLOP ARCHITECTURE BASED ON TMR.....	215
<i>Cassano, Luca ; Bosio, Alberto ; Di Natale, Giorgio</i>	
TOWARDS A GENERAL PURPOSE MIXED-SIGNAL INSTRUMENTATION LAYER IN THE DIE STACK OF A 3D-SIC	217
<i>Lin, Shudong ; Roberts, Gordon W.</i>	

AUTOMATIC CORRECTION OF CERTAIN DESIGN ERRORS USING MUTATION TECHNIQUE.....	219
<i>Behnam, Payman ; Alizadeh, Bijan ; Navabi, Zainalabedin</i>	
POWER EFFICIENT SCAN TESTING BY EXPLOITING EXISTING ERROR TOLERANCE CIRCUITRY IN A DESIGN.....	221
<i>Anastasiou, Anthi ; Tsiatouhas, Yiorgos</i>	
GPU-BASED TIMING-AWARE TEST GENERATION FOR SMALL DELAY DEFECTS.....	223
<i>Liao, Kuan-Yu ; Chen, Po-Juei ; Lin, Ang-Feng ; Li, James Chien-Mo ; Hsiao, Michael S. ; Wang, Laung-Terng</i>	
ACCUMULATOR-BASED TEST-PER-CLOCK SCHEME FOR LOW-POWER ON-CHIP APPLICATION OF TEST PATTERNS.....	225
<i>Voyiatzis, Ioannis</i>	
QUANTITATIVE EVALUATION OF REGISTER VULNERABILITIES IN RTL CONTROL PATHS.....	227
<i>Chen, Liang ; Ebrahimi, Mojtaba ; Tahoori, Mehdi B.</i>	
DESIGN OF LOW COST FAULT TOLERANT ANALOG CIRCUITS USING REAL-TIME LEARNED ERROR COMPENSATION.....	229
<i>Banerjee, Suvadeep ; Gomez-Pau, Alvaro ; Chatterjee, Abhijit</i>	
HOMOGENEOUS MANY-CORE PROCESSOR SYSTEM TEST DISTRIBUTION AND EXECUTION MECHANISM.....	231
<i>Kamran, Arezoo ; Navabi, Zainalabedin</i>	
TRIPLE ERROR DETECTION FOR IMAI-KAMIYANAGI CODES BASED ON SUBSYNDROME COMPUTATIONS.....	233
<i>Badack, Christian ; Gossel, Michael</i>	
ON-THE-FLY TIMING-AWARE BUILT-IN SELF-REPAIR FOR HIGH-SPEED INTERPOSER WIRES IN 2.5-D ICS.....	235
<i>Huang, Shi-Yu ; Zeng, Zeng-Fu ; Tsai, Kun-Han ; Cheng, Wu-Tung</i>	
VERIFICATION OF THE DECIMAL FLOATING-POINT SQUARE ROOT OPERATION.....	237
<i>Ahmed, Amr Sayed ; Fahmy, Hossam ; Kuhne, Ulrich</i>	
MODEL BASED GENERATION OF HIGH COVERAGE TEST SUITES FOR EMBEDDED SYSTEMS.....	239
<i>Ferrante, Orlando ; Ferrari, Alberto ; Marazza, Marco</i>	
INTERLEAVED SCRAMBLING TECHNIQUE: A NOVEL LOW-POWER SECURITY LAYER FOR CACHE MEMORIES.....	241
<i>Neagu, Madalin ; Miclea, Liviu ; Manich, Salvador</i>	
AGING AND VOLTAGE SCALING IMPACTS UNDER NEUTRON-INDUCED SOFT ERROR RATE IN SRAM-BASED FPGAS.....	243
<i>Kastensmidt, Fernanda Lima ; Tonfat, Jorge ; Both, Thiago ; Rech, Paolo ; Wirth, Gilson ; Reis, Ricardo ; Bruguier, Florent ; Benoit, Pascal ; Torres, Lionel ; Frost, Christopher</i>	
CONCURRENT ONLINE BIST FOR SEQUENTIAL CIRCUITS EXPLOITING INPUT REDUCTION AND OUTPUT SPACE COMPACTION.....	245
<i>Voyiatzis, Ioannis</i>	
AN OFF-LINE MDSI INTERCONNECT BIST INCORPORATED IN BS 1149.1.....	247
<i>Mohammadi, Marzieh ; Sadeghi-Kohan, Somayeh ; Masoumi, Nasser ; Navabi, Zainalabedin</i>	
Author Index	