

2014 IEEE 6th International Memory Workshop

(IMW 2014)

**Taipei, Taiwan
18-21 May 2014**



**IEEE Catalog Number: CFP14NOV-POD
ISBN: 978-1-4799-3597-0**

List of Papers

Session #1

FEDRAM: A Capacitor-less DRAM Based on Ferroelectric-Gated Field-Effect Transistor

T.P. Ma

Performance Comparison of O-based and Cu-based ReRAM for High-Density Applications

Alessandro Calderoni, Scott Sills, Nirmal Ramaswamy

Embedded Flash Technologies: Landscape and Outlook

Vipin Tiwari, Nhan Do, Hung Nguyen, Alex Kotov, Mark Reiten

Low-Power MRAM for Nonvolatile Electronics: Electric Field Control and Spin-Orbit Torques

Pedram Khalili Amiri and Kang L. Wang

All-SSD Storage System with Indication of Garbage Collection and Dynamic Allocation of Reserved SSD

Kenzo Kurotsuchi and Seiji Miura

Session #2

Engineering of Hf_{1-x}Al_xO_y Amorphous Dielectrics for High-Performance RRAM Applications

A. Fantini, L. Goux, S. Clima, R. Degraeve, A. Redolfi, C. Adelman, G. Polimeni, Y.Y Chen, M. Komura, A. Belmonte, D. J Wouters, M. Jurczak

Effect of SET Temperature on Data Retention Performances of HfO₂-based RRAM Cells

T. Cabout, E. Vianello, E. Jalaguier, H. Grampeix, G. Molas, P. Blaise, O. Cueto, M. Guillermet, J.F. Nodin, L. Perniola, S. Blonkowski, S. Jeannot, S. Denorme, P. Candelier, M. Bocquet, C. Muller

Origin of the Deep Reset and Low Variability of Pulse-Programmed WAl₂O₃/TiW/Cu CBRAM Device

A. Belmonte, R. Degraeve, A. Fantini, W. Kim, M. Houssa, M. Jurczak, L. Goux

Statistical Assessment Methodology for the Design and Optimization of Cross-Point RRAM Arrays

Haitong Li, Zizhen Jiang, Peng Huang, Hong-Yu Chen, Bing Chen, Rui Liu, Zhe Chen, Feifei Zhang, Lifeng Liu, Bin Gao, Xiaoyan Liu, Shimeng Yu, H.-S. Philip Wong, Jinfeng Kang

Session #3

Selector Design Considerations and Requirements for 1S1R RRAM Crossbar Array

Leqi Zhang, Stefan Cosemans, Dirk J. Wouters, Guido Groeseneken

Extremely Small Resistive Random Access Memory Test Cell Structure with Removable and Movable Bottom Electrode

Sang-Gyu Koh, Yusuke Sawai, Satoru Kishida, Kentaro Kinoshita

Statistical Modeling of Electrochemical Metallization Memory Cells""63

S. Menzel, I. Valov, R. Waser, B. Wolf, S. Tappertzhofen, U. Böttger

Gate Induced Resistive Switching in 1T1R Structure with Improved Uniformity and Better Data Retention""67

Hongtao Liu, Hangbing Lv, Xiaoxin Xu, Ruoyu Liu, Ling Li, Qi Liu, Shibing Long, Yu Wang, Zongliang Huo, Ming Liu

Session #4

Anisotropic Inter-Poly Dielectric Technology for Conventional Floating Gate Type Flash Memory""69

Fumie Kikushima, Wataru Sakamoto, Kazuhiro Matsuo, Katsuyuki Sekine, Fumitaka Arai and Tetsuya Kamigaki

Integration of a Multi-layer Inter-Gate Dielectric with Hybrid Floating Gate Towards 10nm Planar NAND Flash""72

L. Breuil, P. Blomme, C.-L. Tan, J.G. Lisoni, L. Souriau, M. B. Zahid, O. Richard, H. Bender, G. Van den Bosch, J. Van Houdt

New Accurate Method to Analyze Both Floating Gate Charge and Tunnel Oxide Trapped Charge Profile in NAND Flash Memory""76

R. Shirota, B.-J. Yang, Y.-Y. Chiu, H.-T. Chen, S.-F. Ng, P.-Y. Wang, J.-H. Chang, I. Kurachi

Experimental Study of Programming Saturation in Low-Coupling Planar High-k/Metal Gate Nand Flash Memory Cells Using a Dedicated Test Structure""7:

Pieter Blomme, Chi Lim Tan, Laurent Souriau, Janko Versluijs, Geert Van Den Bosch, Jan Van Houdt

Session #5

Double Barrier Magnetic Tunnel Junctions with Write/Read Mode Select Layer""84

P.-Y. Clément, C. Baraduc, M. Chshiev, B. Diény Spintec, L. Vila, C. Ducruet

Ferroelectric Deep Trench Capacitors Based on Al:HfO₂ for 3D Nonvolatile Memory Applications""88

P. Polakowski, S. Riedel, W. Weinreich, M. Rudolf, J. Sundqvist, K. Seidel, J. Müller

FRAM Sense Amplifier with Compensation for Random and Systematic Offset""92

Robert A. Glazewski, Stephen K. Heinrich-Barna, Saim A. Qidwai, Scott L. Leisen, William F. Kraus

A 45-nm Logic Compatible 4Mb-Split-gate Embedded Flash with 1M-Cycling-Endurance""96

Yong Kyu Lee, Boyoung Seo, Tea-Kwang Yu, Bongsang Lee, Euiyeol Kim, Changmin Jeon, Weonho Park, Yongtae Kim, Duckhyung Lee, Hyosang Lee, Sunghee Cho

Session #6

Ultra Fast, Two-Bit ECC for Emerging Memories""9:

P. Amato, C. Laurent, M. Sforzin, S. Bellini, M. Ferrari, A. Tomasoni

From Compact Model to Innovative Circuit Design of Ag-GeS₂ Conductive Bridge Memories''': 4

M. Reyboz, N. Jovanovic, F. Longnos, E. Vianello, O. Thomas, F. Clermidy, G. Molas, S. Onkaraiah, J-M. Portal, C. Muller

An Exploratory Study on System-Aided DRAM Scaling''': 8

Hao Wang and Tong Zhang

Session #7

Reliability Issues Studied in Solid-State Drives''': 2

Harry Q. Pon, Justin R. Dayacap, Robert E. Frickey, Sireesha Gogineni, Peter Joseph, Eric S. Lin, Florence R. Pon, James P. Slattery

NAND Flash Aware Data Management System for High-Speed SSDs by Garbage Collection Overhead Suppression''': 6

Ayumi Soga, Chao Sun, Ken Takeuchi

Advanced Error Prediction LDPC for High-Speed Reliable TLC NAND-Based SSDs''': :

Tsukasa Tokutomi, Shuhei Tanakamaru, Tomoko Ogura Iwasaki, Ken Takeuchi

Session #8

SRAM with C-Axis Aligned Crystalline Oxide Semiconductor: Power Leakage Reduction Technique for Microprocessor Caches''':324

Takahiko Ishizu, Kiyoshi Kato, Tatsuya Onuki, Takanori Matsuzaki, Hikaru Tamura, Takuro Ohmaru, Wataru Uesugi, Atsuo Isobe, Kazuaki Ohshima, Katsuaki Tochibayashi, Kosei Nei, Kosei Noda, Naoaki Tsutsui, Tomoaki Atsumi, Yutaka Shionoiri, Gensuke Goto, Jun Koyama, Shunpei Yamazaki, Masahiro Goshima, Masahiro Fujita

Thermal Stability and Reliability in SiGe pMOSFETs for Sub-20nm DRAM Applications''':328

Yunik Son, Kyung Bong Noh, Marc Aoulaiche, Romain Ritzenthaler, Tom Schram, Alessio Spessot, Pierre Fazan, Moonju Cho, Jacopo Franco, Naoto Horiguchi, Aaron Thean

Utility of High On-off Ratio, High Off Resistance Rewritable Device to EEPROM for Ultra-low Voltage Operation of Steep Subthreshold Slope FETs''':332

Yasuhiro Ogasahara, Chao Ma, Masakazu Hioki, Tadashi Nakagawa, Toshihiro Sekigawa, Toshiyuki Tsutsumi, Hanpei Koike, Munehiro Tada, Toshitsugu Sakamoto

A 90nm 32-Mb Phase Change Memory with Flash SPI Compatibility''':336

Wolfgang Hokenmaier, Don Labrecque, Ryan Jurasek, Van Butler, Chris Scoville, Aaron Willey, Steffen Loeffler, Yuanxing Li, Sourabh Sharma

Session #9

Trapping-Free String Select Transistors and Ground Select Transistors for VG-type 3D NAND Flash Memory""33:

Yan-Ru Chen, Chen-Jun Wu, K-P Chang, Chih-Ping Chen, Tzu-Hsuan Hsu, Yi-Hsuan Hsiao, F-N Tsai, Mars Yang, Yu-De Huang, Lo-Yueh Lin, Tahone Yang, Chia-Jun Chiou, Shih-Hong Chen, Hang-Ting Lue, Yen-Hao Shih, Chih-Yuan Lu

Analysis of Performance/Variability Trade-Off in Macaroni-type 3-D NAND Memory""344

G. Congedo, A. Arreghini, L. Liu, E. Capogreco, J. G. Lisoni, K. Huet, I. Toque-Tresonne, S. Van Aerde, M. Toledano-Luque, C.-L. Tan, G. Van den bosch, J. Van Houdt

Impact of Vertical RRAM Device Characteristics on 3D Cross-point Array Design""348

Pai-Yu Chen and Shimeng Yu

Poster Papers

Uniform 3D Vertical AlO₃/Ta₂O_{5-x}/TaO_y y RRAM: Fabrication, Characterization and Mechanism Analysis""352

Yue Bai, Huaqiang Wu, Riga Wu, Ning Deng, He Qian

Feasibility Study of Emerging Non-Volatile Memory Based Physical Unclonable Functions""356

Le Zhang, Xuanyao Fong, Chip-Hong Chang, Zhi Hui Kong, Kaushik Roy

Understanding Sources of Variations in Flash Memory for Physical Unclonable Functions ""35:

Sarah Q. Xu, Wing-kei Yu, G. Edward Suh, Edwin C. Kan

Byte Alterable Embedded EEPROM with B4-HE Architecture Achieving 10usec Programming and 57F2 Cell Size""364"

S. Shukuri, N. Ajika, S. Shimizu, H. Otoi, M. Mihara, Y. Kawajiri, T. Ogura, K. Kobayashi, M. Nakashima

Electrical Characterization of Read Window in ReRAM Arrays Under Different SET/RESET Cycling Conditions""367"

Cristian Zambelli, Alessandro Grossi, Piero Olivo, Damian Walczyk, Jarek Dabrowski, Bernd Tillack, Thomas Schroeder, Rolf Kraemer, Valeriy Stikanov, Christian Walczyk

High Performance Triangular Barrier Engineered NIPIN Selector for Bipolar RRAM""36;

R. Meshram, B. Das, R. Mandapati, S. Lashkare, S. Deshmukh, S. Lodha, U. Ganguly, J. Schulze

Performance and Reliability of NAND Flash/SCM Hybrid SSD during Write/Erase Cycling""375"

Shuhei Tanakamaru, Shogo Hosaka, Koh Johguchi, Ken Takeuchi

Characterization of 64kB Test Chip for Touch Application on 90nm SONOS Technology""379

Young-Jun Kwon, Tae-Ho Lee, Jae-Gwan Kim, Sung-Kun Park, In-Wook Cho, Kyung-Dong Yoo, Young-Dong Joo, Seung-Deok Kim, Jun-Ho Lee, Chul-Hoon Choi

Storage Element Scaling Impact on CNT Memory Retention and On/Off Window'''383

Glen Rosendale, Darlene Viviani, Monte Manning, X.M. Henry Huang, Thomas Rueckes, ShiJie Wen, Richard Wong

A Reliability-Boosted Ferroelectric Random Access Memory with Random-Dynamic Reference Cells'''386

Ze Jia, Jizhi Liu, Zhiwei Liu, Haiyang Liu, Juin J. Liou, Wei Yang, Junfeng Zhao

Analyzing Single Bit Failure in SRAM with No Visual Defects'''38:

Aswin Mehta and Stephen Heinrich-Barna

Impact of AlO_x Interfacial Layer and Switching Mechanism in W/AlO_x/TaO_x/TiN RRAMs'''394

Somsubhra Chakrabarti, Debanjan Jana, Mrinmoy Dutta, Siddheswar Maikap, Yi-Yan Chen and Jer-Ren Yang

Author Index