

# **2014 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era**

## **(DTIS 2014)**

**Santorini, Greece  
6-8 May 2014**



**IEEE Catalog Number: CFP1493A-POD  
ISBN: 978-1-4799-3894-8**

## TABLE OF CONTENTS

<b>TOWARDS RESILIENT CYBER-PHYSICAL SYSTEMS: THE ADREAM PROJECT .....</b>	<b>1</b>
<i>Arlat, Jean ; Diaz, Michel ; Kaaniche, Mohamed</i>	
<b>NEW FLOATING INDUCTANCE SIMULATOR EMPLOYING A SINGLE ZC-VDTA AND ONE GROUNDED CAPACITOR .....</b>	<b>6</b>
<i>Guney, Arda ; Kuntman, Hakan</i>	
<b>EASILY VERIFIED IP WATERMARKING .....</b>	<b>8</b>
<i>Bikos, Anastasios ; Vergos, Haridimos T.</i>	
<b>ON THE DESIGN OF EFFICIENT MODULO <math>2^N+1</math> MULTIPLY-ADD-ADD UNITS .....</b>	<b>10</b>
<i>Efstathiou, Constantinos ; Tsoumanis, Kostas ; Pekmestzi, Kiamal ; Voyatzis, Ioannis</i>	
<b>LOW OVERHEAD OUTPUT RESPONSE COMPACTION IN RAS ARCHITECTURES.....</b>	<b>14</b>
<i>Voyatzis, I. ; Efstathiou, C. ; Sgouropoulou, K.</i>	
<b>MEMRISTOR BASED MEMORIES: TECHNOLOGY, DESIGN AND TEST .....</b>	<b>17</b>
<i>Hamdioui, Said ; Aziza, Hassan ; Sirakoulis, Georgios Ch.</i>	
<b>ELECTROMAGNETIC ATTACKS ON EMBEDDED DEVICES: A MODEL OF PROBE-CIRCUIT POWER COUPLING.....</b>	<b>24</b>
<i>Alberto, Diego ; Maistri, Paolo ; Leveugle, Regis</i>	
<b>A SURVEY ON SIMULATION-BASED FAULT INJECTION TOOLS FOR COMPLEX SYSTEMS.....</b>	<b>30</b>
<i>Kooli, Maha ; Di Natale, Giorgio</i>	
<b>AN ELECTROSTATICALLY DOPED PLANAR DEVICE CONCEPT .....</b>	<b>36</b>
<i>Krauss, Tillmann ; Wessely, Frank ; Schwalke, Udo</i>	
<b>2ND GENERATION BILAYER GRAPHENE TRANSISTORS FOR APPLICATIONS IN NANOELECTRONICS .....</b>	<b>40</b>
<i>Wessely, Authors P.J. ; Schwalke, U.</i>	
<b>DEPENDENCE OF ANNEALING TEMPERATURE ON CLUSTER FORMATION DURING IN SITU GROWTH OF CNTS .....</b>	<b>43</b>
<i>Keyn, Martin ; Kramer, Andreas ; Schwalke, Udo</i>	
<b>BIO-ELECTRONIC INTERACTION: PRINCIPLE AND APPLICATIONS .....</b>	<b>48</b>
<i>Lewis, N.</i>	
<b>BIO-IMPEDANCE SPECTROSCOPY .....</b>	<b>49</b>
<i>McAdams, Eric</i>	
<b>MICROELECTRODE ARRAY (MEA), A WAY TO ACCESS TO THE NEURAL CODE FOR IN-VITRO AND IN-VIVO APPLICATIONS, PRINCIPLE AND FABRICATION .....</b>	<b>51</b>
<i>Rousseau, Lionel ; Lissorgues, Gaelle</i>	
<b>LINKING AGING MEASUREMENTS OF HEALTH-MONITORS AND SPECIFICATIONS FOR MULTI-PROCESSOR SOCS .....</b>	<b>52</b>
<i>Kerkhoff, Hans G. ; Jinbo Wan ; Zhao, Yong</i>	
<b>ACCURATE MULTIPLEXED TEST STRUCTURE FOR THRESHOLD VOLTAGE MATCHING EVALUATION .....</b>	<b>58</b>
<i>Welter, Loic ; Dreux, Philippe ; Innocenti, Jordan ; Aziza, Hassen ; Portal, Jean-Michel</i>	
<b>ACCUMULATOR-BASED SELF-ADJUSTING OUTPUT DATA COMPRESSION FOR EMBEDDED WORD-ORGANIZED DRAMS .....</b>	<b>64</b>
<i>Voyatzis, I. ; Efstathiou, C. ; Sgouropoulou, K.</i>	
<b>A WEB EDA TOOL FOR THE AUTOMATIC GENERATION OF SYNTHESIZABLE VHDL ARCHITECTURES FOR A RAPID DESIGN SPACE EXPLORATION .....</b>	<b>70</b>
<i>Dasygenis, Minas</i>	
<b>SLACK REMOVAL FOR ENHANCED RELIABILITY AND TRUST .....</b>	<b>72</b>
<i>Ramdas, Abishek ; Saeed, Samah Mohamed ; Sinanoglu, Ozgur</i>	
<b>INVESTIGATING LARGE INTEGER ARITHMETIC ON INTEL XEON PHI SIMD EXTENSIONS .....</b>	<b>76</b>
<i>Keliris, Anastasis ; Maniatakis, Michail</i>	
<b>ATPG FOR TRANSITION FAULTS OF PIPELINED THRESHOLD LOGIC CIRCUITS.....</b>	<b>82</b>
<i>Palaniswamy, Ashok Kumar ; Tragoudas, Spyros ; Haniotakis, Themistoklis</i>	
<b>STUCK-AT FAULT DIAGNOSIS IN SCAN CHAINS .....</b>	<b>87</b>
<i>Dounavi, Helen-Maria ; Tsiatouhas, Yiorgos</i>	
<b>LASER ATTACKS ON INTEGRATED CIRCUITS: FROM CMOS TO FD-SOI.....</b>	<b>93</b>
<i>Dutertre, Jean-Max ; De Castro, Stephan ; Sarafianos, Alexandre ; Boher, Noemie ; Rouzeyre, Bruno ; Lisart, Mathieu ; Damiens, Joel ; Candelier, Philippe ; Flottes, Marie-Lise ; Di Natale, Giorgio</i>	

<b>LAYOUT-AWARE LASER FAULT INJECTION SIMULATION AND MODELING: FROM PHYSICAL LEVEL TO GATE LEVEL</b>	99
<i>Lu, Feng ; Natale, Giorgio Di ; Flottes, Marie-Lise ; Rouzeyre, Bruno ; Hubert, Guillaume</i>	
<b>ON ERROR MODELS FOR RTL SECURITY EVALUATIONS</b>	105
<i>Vanhauwaert, P. ; Maistri, P. ; Leveugle, R. ; Papadimitriou, A. ; Hely, D. ; Berouille, V.</i>	
<b>GENERATION AND VALIDATION OF MULTIOPERAND CARRY SAVE ADDERS FROM THE WEB</b>	111
<i>Dasygenis, Minas</i>	
<b>EVALUATION OF IMAGE DEBLURRING ALGORITHMS FOR REAL-TIME APPLICATIONS</b>	117
<i>Farulla, Giuseppe Airo ; Indaco, Marco ; Rolfo, Daniele ; Russo, Ludovico Orlando ; Trotta, Pascal</i>	
<b>AN INTER-PROCESSOR COMMUNICATION INTERFACE FOR DATA-FLOW CENTRIC HETEROGENEOUS EMBEDDED MULTIPROCESSOR SYSTEMS</b>	123
<i>Cassano, Luca ; Cozzi, Dario ; Jungewelter, Dirk ; Korf, Sebastian ; Hagemeyer, Jens ; Porrmann, Mario ; Bernardeschi, Cinzia</i>	
<b>LOW VOLTAGE ANALOG READOUT CHANNEL BASED ON GAIN-BOOSTED AMPLIFIERS</b>	129
<i>Galan, J. ; Lopez-Ahumada, R. ; Sanchez-Rodriguez, T. ; Sanchez-Raya, M. ; Pedro, M. ; Jimenez, R.</i>	
<b>POWER CONSUMPTION ANALYSIS FOR MESH BASED FPGA</b>	135
<i>Chtourou, Sonda ; Abid, Mohamed ; Marrakchi, Zied ; Mehrez, Habib</i>	
<b>DOUBLY-SEGMENTED CURRENT-STEERING DAC CALIBRATION</b>	140
<i>Leger, Gildas</i>	
<b>EXPLORATION AND OPTIMIZATION OF HETEROGENEOUS INTERCONNECT FABRIC OF 3D TREE-BASED FPGA</b>	146
<i>Pangracious, Vinod ; Marrakchi, Zied ; Beltaief, Nizar ; Mehrez, Habib ; Farooq, Umer</i>	
<b>RECENT ADVANCES IN SAT-BASED ATPG: NON-STANDARD FAULT MODELS, MULTI CONSTRAINTS AND OPTIMIZATION</b>	152
<i>Becker, Bernd ; Drechsler, Rolf ; Eggersgluss, Stephan ; Sauer, Matthias</i>	
<b>RECENT ADVANCES IN SINGLE- AND MULTI-SITE TEST OPTIMIZATION FOR DVS-BASED SOCS</b>	162
<i>Kavousianos, Xrysovalantis ; Chakrabarty, Krishnendu</i>	
<b>PHYSICAL DESIGN AND TESTING OF NANO MAGNETIC ARCHITECTURES</b>	168
<i>Turvani, G. ; Tohti, A. ; Bollo, M. ; Riente, F. ; Vacca, M. ; Graziano, M. ; Zamboni, M.</i>	
<b>3D/ 2.5D STACKED IC COST MODELING AND TEST FLOW SELECTION</b>	174
<i>Hamdioui, Said</i>	
<b>Author Index</b>	