

2014 Symposium on VLSI Circuits

(VLSI-Circuits 2014)

Honolulu, Hawaii, USA
10-13 June 2014



IEEE Catalog Number: CFP14VLS-POD
ISBN: 978-1-4799-3329-7

TABLE OF CONTENTS

1.1 DataCenter 2020: Near-Memory Acceleration for Data-Oriented Applications	1
<i>E. Doller, A. Akel, J. Wang, K. Curewitz and S. Eilert</i>	
1.2 Technology Development for Printed LSIs Based on Organic Semiconductors	5
<i>J. Takeya and M. Uno</i>	
2.1 A 36 Gbps 16.9 mW/Gbps Transceiver in 20-nm CMOS with 1-Tap DFE and Quarter-Rate Clock Distribution	9
<i>T. Hashida, Y. Tomita, Y. Ogata, K. Suzuki, S. Suzuki, T. Nakao, Y. Terao, S. Honda, S. Sakabayashi, R. Nishiyama, A. Konmoto, Y. Ozeki, H. Adachi, H. Yamaguchi, Y. Koyanagi and H. Tamura</i>	
2.2 A Quad-Channel 112-128 Gb/s Coherent Transmitter in 40 nm CMOS	11
<i>A. Garg, U. Singh, N. Huang, W. Wong, B. Liu, Z. Huang, A. Momtaz and J. Cao</i>	
2.3 A 40-Gb/s Serial Link Transceiver in 28-nm CMOS Technology	13
<i>E.-H. Chen, M. Hossain, B. Leibowitz, R. Navid, J. Ren, A. Chou, B. Daly, M. Aleksic, B. Su, S. Li, M. Shirasgaonkar, F. Heaton, J. Zerbe and J. Eble</i>	
2.4 A 4x40 Gb/s Quad-Lane CDR with Shared Frequency Tracking and Data Dependent Jitter Filtering	15
<i>M. Hossain, E.-H. Chen, R. Navid, B. Leibowitz, A. Chou, S. Li, M. J. Park, J. Ren, B. Daly, B. Su, M. Shirasgaonkar, F. Heaton, J. Zerbe and J. Eble</i>	
3.1 Low Power Battery Supervisory Circuit with Adaptive Battery Health Monitor	17
<i>I. Lee, Y. Lee, D. Sylvester and D. Blaauw</i>	
3.2 A 1.2μW SIMO Energy Harvesting and Power Management Unit with Constant Peak Inductor Current Control Achieving 83-92% Efficiency Across Wide Input and Output Voltages	19
<i>A. Shrivastava, Y. K. Ramadass, S. Khanna, S. Bartling and B. H. Calhoun</i>	
3.3 A Direct AC-DC and DC-DC Cross-Source Energy Harvesting Circuit with Analog Iterating-Based MPPT Technique with 72.5% Conversion Efficiency and 94.6% Tracking Efficiency	21
<i>T.-C. Huang, M.-J. Du, K.-L. Lin, S. S. Ng, K.-H. Chen, C.-L. Wey, Y.-H. Lin, T.-Y. Tsai, C.-C. Huang, C.-C. Lee, J.-L. Chen and H.-W. Chen</i>	
3.4 A 13.56MHz Wireless Power Transfer System with Reconfigurable Resonant Regulating Rectifier and Wireless Power Control for Implantable Medical Devices	23
<i>X. Li, C.-Y. Tsui and W.-H. Ki</i>	
4.1 Design Technologies for a 1.2V 2.4Gb/s/Pin High Capacity DDR4 SDRAM with TSVs	25
<i>R. Oh, B. Lee, S.-W. Shin, W. Bae, H. Choi, I. Song, Y.-S. Lee, J.-H. Choi, C.-W. Kim, S.-J. Jang and J. S. Choi</i>	
4.2 An Exact Measurement and Repair Circuit of TSV Connections for 128GB/s High-Bandwidth Memory(HBM) Stacked DRAM	27
<i>D. U. Lee, K. W. Kim, K. W. Kim, K. S. Lee, S. J. Byeon, J. H. Cho, H. H. Jin, S. K. Nam, J. Lee, J. H. Chun and S. Hong</i>	
4.3 A 352Gb/s Inductive-Coupling DRAM/SoC Interface Using Overlapping Coils with Phase Division Multiplexing and Ultra-Thin Fan-Out Wafer Level Package	29
<i>A. R. Junaidi, Y. Take and T. Kuroda</i>	
4.4 A Peripheral Switchable 3D Stacked CMOS Image Sensor	31
<i>C. C.-M. Liu, C.-H. Chang, H.-Y. Tu, C. Y.-P. Chao, F.-L. Hsueh, S.-Y. Chen, V. Hsu, J.-C. Liu, D.-N. Yaung and S.-G. Wu</i>	
5.1 An 18 b 5 MS/s SAR ADC with 100.2 dB Dynamic Range	33
<i>A. Bannon, C. P. Hurrell, D. Hummerston and C. Lyden</i>	
5.2 A 0.4V 2.02fJ/Conversion-Step 10-Bit Hybrid SAR ADC with Time-Domain Quantizer in 90nm CMOS	35
<i>Y.-J. Chen and C.-C. Hsieh</i>	
5.3 A 48 fJ/CS, 74 dB SNDR, 87 dB SFDR, 85 dB THD, 30 MS/s Pipelined ADC Using Hybrid Dynamic Amplifier	37
<i>H. Venkatram, T. Oh, K. Sobue, K. Hamashita and U.-K. Moon</i>	
5.4 7-Bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling Subrange ADC with Binary-Search/Flash Live Configuring Technique	39
<i>K. Yoshioka, R. Saito, T. Danjo, S. Tsukamoto and H. Ishikuro</i>	
6.1 A 2GHz-to-7.5GHz Quadrature Clock-Generator Using Digital Delay Locked Loops for Multi-Standard I/Os in 14nm CMOS	41
<i>A. Elshazly, A. Balankutty, Y.-Y. Huang, K. Yu and F. O'Mahony</i>	

6.2 A 0.7V Resistive Sensor with Temperature/Voltage Detection Function in 16nm FinFET Technologies	43
<i>J.-J. Horng, S.-L. Liu, A. Kundu, C.-H. Chang, C.-H. Chen, H. Chiang and Y.-C. Peng</i>	
6.3 A Monolithically-Integrated Chip-to-Chip Optical Link in Bulk CMOS	45
<i>C. Sun, M. Georgas, J. S. Orcutt, B. R. Moss, Y.-H. Chen, J. Shainline, M. Wade, K. Mehta, K. Nammari, E. Timurdogan, D. Miller, O. Tehar-Zahav, Z. Sternberg, J. C. Leu, J. Chong, R. Bafrali, G. Sandhu, M. Watts, R. Meade, M. A. Popovic, R. J. Ram and V. Stojanovic</i>	
6.4 A Monolithically-Integrated Optical Transmitter and Receiver in a Zero-Change 45nm SOI Process	47
<i>M. Georgas, B. R. Moss, C. Sun, J. Shainline, J. S. Orcutt, M. Wade, Y.-H. Chen, K. Nammari, J. C. Leu, A. Srinivasan, R. J. Ram, M. A. Popovic and V. Stojanovic</i>	
6.5 A 32-Bit CPU with Zero Standby Power and 1.5-Clock Sleep/2.5-Clock Wake-Up Achieved by Utilizing a 180-nm C-Axis Aligned Crystalline In-Ga-Zn Oxide Transistor	49
<i>A. Isobe, H. Tamura, K. Kato, T. Ohmaru, W. Uesugi, T. Ishizu, T. Onuki, K. Ohshima, T. Matsuzaki, A. Hirose, Y. Suzuki, N. Tsutsui, T. Atsumi, Y. Shionoiri, G. Goto, J. Koyama, M. Fujita and S. Yamazaki</i>	
7.1 A Power-Harvesting Pad-Less mm-Sized 24/60GHz Passive Radio with On-Chip Antennas	51
<i>M. Tabesh, M. Rangwala, A. M. Niknejad and A. Arbabian</i>	
7.2 Energy-Recycling Integrated 6.78-Mbps Data 6.3-mW Power Telemetry over a Single 13.56-MHz Inductive Link	53
<i>S. Ha, C. Kim, J. Park, S. Joshi and G. Cauwenberghs</i>	
7.3 An Ultra-Low-Power 2-Step Wake-Up Receiver for IEEE 802.15.4g Wireless Sensor Networks	55
<i>T. Abe, T. Morie, K. Satou, D. Nomasaki, S. Nakamura, Y. Horiuchi and K. Imamura</i>	
7.4 400MHz 10Mbps D-BPSK Receiver with a Reference-Less Dynamic Phase-to-Amplitude Demodulation Technique	57
<i>Y.-L. Tsai, J.-Y. Chen, B.-C. Wang, T.-Y. Yeh and T.-H. Lin</i>	
7.5 A 915MHz, 6Mb/s, 80pJ/b BFSK Receiver with -76dBm Sensitivity for High Data Rate Wireless Sensor Networks	59
<i>R. Ni, K. Mayaram and T. S. Fiez</i>	
8.1 A 6.67mW Sparse Coding ASIC Enabling On-Chip Learning and Inference	61
<i>J. K. Kim, P. Knag, T. Chen and Z. Zhang</i>	
8.2 A Vocabulary Forest-Based Object Matching Processor with 2.07M-vec/s Throughput and 13.3nJ/Vector Energy in Full-HD Resolution	63
<i>K. Lee, G. Kim, J. Park and H.-J. Yoo</i>	
8.3 A 500MHz Blind Classification Processor for Cognitive Radios in 40nm CMOS	65
<i>F.-L. Yuan, T.-H. Yu and D. Markovic</i>	
8.4 A 13.1GOPS/mW 16-Core Processor for Software-Defined Radios in 40nm CMOS	67
<i>F.-L. Yuan and D. Markovic</i>	
8.5 A 4K×2K@60fps Multi-Standard TV SoC Processor with Integrated HDMI/MHL Receiver	69
<i>C.-C. Ju, T.-M. Liu, H. Wang, Y.-C. Chang, C.-M. Wang, C.-L. Hsieh, B. Liu, H.-M. Lin, C.-Y. Cheng, C.-C. Chen, M.-H. Chiu, S.-J. Wang, P. Chao, M. J. Hu, R. Yeh, T. Chuang, H.-Y. Lin and C.-H. Tsai</i>	
9.1 A 2.7GHz to 7GHz Fractional-N LCPLL Utilizing Multimetal Layer SoC Technology in 28nm CMOS	71
<i>C.-H. Lee, L. Kabalican, Y. Ge, H. Kwantono, G. Unruh, M. Chambers and I. Fujimori</i>	
9.2 A 3.7mW 3MHz Bandwidth 4.5GHz Digital Fractional-N PLL with -106dBc/Hz In-Band Noise Using Time Amplifier Based TDC	73
<i>A. Elkholy, T. Anand, W.-S. Choi, A. Elshazly and P. K. Hanumolu</i>	
9.3 A 4.4-5.4GHz Digital Fractional-N PLL Using DeltaSigma Frequency-to-Digital Converter	75
<i>M. Talegaonkar, T. Anand, A. Elkholy, A. Elshazly, R. K. Nandwana, S. Saxena, B. Young, W. Choi and P. K. Hanumolu</i>	
9.4 A 12mW All-Digital PLL Based on Class-F DCO for 4G Phones in 28nm CMOS	77
<i>F.-W. Kuo, R. Chen, K. Yen, H.-Y. Liao, C.-P. Jou, F.-L. Hsueh, M. Babaie and R. B. Staszewski</i>	
9.5 A 0.37-to-46.5GHz Frequency Synthesizer for Software-Defined Radios in 65nm CMOS	79
<i>J. Yin and H. C. Luong</i>	
10.1 A 75dB DR 50MHz BW 3rd Order CT-DeltaSigma Modulator Using VCO-Based Integrators	81
<i>B. Young, K. Reddy, S. Rao, A. Elshazly, T. Anand and P. K. Hanumolu</i>	
10.2 A 23mW, 73dB Dynamic Range, 80MHz BW Continuous-Time Delta-Sigma Modulator in 20nm CMOS	83
<i>S. Ho, C.-L. Lo, Z. Ru and J. Zhao</i>	
10.3 A 97.3 dB SNR, 600 kHz BW, 31mW Multibit Continuous Time DeltaSigma ADC	85
<i>A. Bandyopadhyay, R. Adams, K. Nguyen, P. Baginski, D. Lamb and T. Tansley</i>	
10.4 An 8.5MHz 67.2dB SNDR CTDSM with ELD Compensation Embedded Twin-T SAB and Circular TDC-Based Quantizer in 90nm CMOS	87
<i>C.-H. Weng, T.-A. Wei, E. Alpmann, C.-T. Fu, Y.-T. Tseng and T.-H. Lin</i>	

11.1 A 0.8V, 560fJ/Bit, 14Gb/s Injection-Locked Receiver with Input Duty-Cycle Distortion Tolerable Edge-Rotating 5/4X Sub-Rate CDR in 65nm CMOS	89
<i>H. Li, S. Chen, L. Yang, R. Bai, W. Hu, F. Y. Zhong, S. Palermo and P. Y. Chiang</i>	
11.2 A 56-Gb/s Receiver Front-End with a CTLE and 1-Tap DFE in 20-nm CMOS	91
<i>T. Shibusaki, W. Chaivipas, Y. Chen, Y. Doi, T. Hamada, H. Takauchi, T. Mori, Y. Koyanagi and H. Tamura</i>	
11.3 On-Chip Measurement of Data Jitter with Sub-Picosecond Accuracy for 10Gb/s Multilane CDRs	93
<i>J. Liang, M. S. Jalali, A. Sheikholeslami, M. Kibune and H. Tamura</i>	
11.4 A 48-mW 18-Gb/s Fully Integrated CMOS Optical Receiver with Photodetector and Adaptive Equalizer	95
<i>Q. Pan, Z. Hou, Y. Wang, Y. Lu, W.-H. Ki, K. C. Wang and C. P. Yue</i>	
12.1 Highly Reliable and Low-Power Nonvolatile Cache Memory with Advanced Perpendicular STT-MRAM for High-Performance CPU	97
<i>H. Noguchi, K. Ikegami, N. Shimomura, T. Tetsufumi, J. Ito and S. Fujita</i>	
12.2 ReRAM-Based 4T2R Nonvolatile TCAM with 7x NVM-Stress Reduction, and 4x Improvement in Speed-WordLength-Capacity for Normally-Off Instant-On Filter-Based Search Engines Used in Big-Data Processing	99
<i>L.-Y. Huang, M.-F. Chang, C.-H. Chuang, C.-C. Kuo, C.-F. Chen, G.-H. Yang, H.-J. Tsai, T.-F. Chen, S.-S. Sheu, K.-L. Su, F. T. Chen, T.-K. Ku, M.-J. Tsai and M.-J. Kao</i>	
12.3 A Low Power and Ultra High Reliability LDPC Error Correction Engine with Digital Signal Processing for Embedded NAND Flash Controller in 40nm COMS	101
<i>W. Lin, S.-W. Yen, Y.-C. Hsu, Y.-H. Lin, L.-C. Liang, T.-C. Wang, P.-Y. Shih, K.-H. Lai, K.-Y. Cheng and C.-Y. Chang</i>	
12.4 Application-Aware Solid-State Drives (SSDs) with Adaptive Coding	103
<i>S. Tanakamaru, Y. Kitamura, S. Yamazaki, T. Tokutomi and K. Takeuchi</i>	
13.1 An Impedance and Multi-Wavelength Near-Infrared Spectroscopy IC for Non-Invasive Blood Glucose Estimation	105
<i>K. Song, U. Ha, S. Park and H.-J. Yoo</i>	
13.2 A 6.5/11/17.5/30-GHz High Throughput Interferometer-Based Reactance Sensors Using Injection-Locked Oscillators and Ping-Pong Nested Chopping	107
<i>J.-C. Chien, M. Anwar, E.-C. Yeh, L. P. Lee and A. M. Niknejad</i>	
13.3 A 64×64 1200fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-Throughput DNA Sequencing	109
<i>X. Huang, F. Wang, J. Guo, M. Yan, H. Yu and K. S. Yeo</i>	
13.4 A 4.7T/11.1T NMR Compliant Wirelessly Programmable Implant for Bio-Artificial Pancreas In Vivo Monitoring	111
<i>W. J. Turner and R. Bashirullah</i>	
14.1 A 512-kb 1-GHz 28-nm Partially Write-Assisted Dual-Port SRAM with Self-Adjustable Negative Bias Bitline	113
<i>S. Tanaka, Y. Ishii, M. Yabuuchi, T. Sano, K. Tanaka, Y. Tsukamoto, K. Nii and H. Sato</i>	
14.2 Low VMIN 20nm Embedded SRAM with Multi-Voltage Wordline Control Based Read and Write Assist Techniques	115
<i>M. Bhargava, Y. K. Chong, V. Schuppe, B. Maiti, M. Kinkade, H.-Y. Chen, A. W. Chen, S. Mangal, J. Wiatrowski, G. Gouya, A. Baradia, S. Thyagarajan and G. Yeung</i>	
14.3 A 4.68Gb/s Belief Propagation Polar Decoder with Bit-Splitting Register File	117
<i>Y. S. Park, Y. Tao, S. Sun and Z. Zhang</i>	
14.4 Early Detection and Repair of VRT and Aging DRAM Bits by Margined In-Field BIST	119
<i>B. Kleveland, J. Choi, J. Kumala, P. Adam, P. Chen, R. Chopra, A. Cruz, R. David, A. Dixit, S. Doluca, M. Hendrickson, B. Lee, M. Liu, M. J. Miller, M. Morrison, B. C. Na, J. Patel, D. Sikdar, M. Sporer, C. Szeto, A. Tsao, J. Wang, D. Yau and W. Yu</i>	
14.5 2nd Generation Embedded DRAM with 4X Lower Self Refresh Power in 22nm Tri-Gate CMOS Technology	121
<i>M. Meterelliyoz, F. H. Al-amoody, U. Arslan, F. Hamzaoglu, L. Hood, M. Lal, J. L. Miller, A. Ramasundar, D. Soltman, I. Wan, Y. Wang and K. Zhang</i>	
15.1 A PVT-Variation Tolerant Fully Integrated 60 GHz Transceiver for IEEE 802.11ad	123
<i>T. Tsukizawa, A. Yoshimoto, H. Komori, K. Miyanaga, R. Kitamura, Y. Morishita, M. Irie, Y. Nagaso, T. Watanabe, K. Takinami and N. Saito</i>	
15.2 A 94GHz Duobinary Keying Wireless Transceiver in 65nm CMOS	125
<i>Y.-L. Chen, C. Kao, P.-J. Peng and J. Lee</i>	
15.3 A Receiver Architecture for Intra-Band Carrier Aggregation	127
<i>S.-C. Hwu and B. Razavi</i>	
15.4 A +22dBm IIP3 and 3.5dB NF Wideband Receiver with RF and Baseband Blocker Filtering Techniques	129
<i>H. Hedayati, V. Aparin and K. Entesari</i>	

16.1 340mV-1.1V, 289Gbps/W, 2090-Gate NanoAES Hardware Accelerator with Area-Optimized Encrypt/Decrypt GF(24)² Polynomials in 22nm Tri-Gate CMOS	131
<i>S. Mathew, S. Satpathy, V. Suresh, H. Kaul, M. Anders, G. Chen, A. Agarwal, S. Hsu and R. Krishnamurthy</i>	
16.2 R-Processor: 0.4V Resilient Processor with a Voltage-Scalable and Low-Overhead In-Situ Error Detection and Correction Technique in 65nm CMOS	133
<i>S. Kim and M. Seok</i>	
16.3 A 7.11mJ/Gb/Query Data-Driven Machine Learning Processor (D²MPL) for Big Data Analysis and Applications	135
<i>C.-H. Tsai, T.-Y. Wu, S.-Y. Hsu, C.-C. Chu, F.-J. Ku, Y.-S. Laio, C.-L. Chen, W.-H. Wong, H.-C. Chang and C.-Y. Lee</i>	
16.4 A Local EM-Analysis Attack Resistant Cryptographic Engine with Fully-Digital Oscillator-Based Tamper-Access Sensor	137
<i>N. Miura, D. Fujimoto, D. Tanaka, Y.-I. Hayashi, N. Homma, T. Aoki and M. Nagata</i>	
16.5 A Self-Aware Processor SoC Using Energy Monitors Integrated into Power Converters for Self-Adaptation	139
<i>Y. Sinangil, S. M. Neuman, M. E. Sinangil, N. Ickes, G. Bezerra, E. Lau, J. E. Miller, H. C. Hoffmann, S. Devadas and A. P. Chandraksan</i>	
17.1 A Millimeter-Scale Wireless Imaging System with Continuous Motion Detection and Energy Harvesting	141
<i>G. Kim, Y. Lee, Z. Foo, P. Pannuto, Y.-S. Kuo, B. Kempke, M. H. Ghaed, S. Bang, I. Lee, Y. Kim, S. Jeong, P. Dutta, D. Sylvester and D. Blaauw</i>	
17.2 A 65-nm 0.5-V 17-pJ/frame.pixel DPS CMOS Image Sensor for Ultra-Low-Power SoCs Achieving 40-dB Dynamic Range	143
<i>D. Bol, G. de Streef, F. Botman, A. K. Lusala and N. Couniot</i>	
17.3 An On-Chip 72×60 Angle-Sensitive Single Photon Image Sensor Array for Lens-Less Time-Resolved 3-D Fluorescence Lifetime Imaging	145
<i>C. Lee, B. Johnson and A. Molnar</i>	
17.4 320×240 Oversampled Digital Single Photon Counting Image Sensor	147
<i>N. A. W. Dutton, L. Parmesan, A. J. Holmes, L. A. Grant and R. K. Henderson</i>	
17.5 A 3.7M-Pixel 1300-fps CMOS Image Sensor with 5.0G-Pixel/s High-Speed Readout Circuit	149
<i>S. Okura, O. Nishikido, Y. Sadanaga, Y. Kosaka, N. Araki, K. Ueda, M. Tachibana and F. Morishita</i>	
18.1 A 4.78mm² Fully-Integrated Neuromodulation SoC Combining 64 Acquisition Channels with Digital Compression and Simultaneous Dual Stimulation	151
<i>D. Yeager, W. Biederman, N. Narevsky, J. Leverett, R. Neely, J. Carmena, E. Alon and J. Rabaey</i>	
18.2 A 266nW Multi-Chopper Amplifier with 1.38 Noise Efficiency Factor for Neural Signal Recording	153
<i>Y.-P. Chen, D. Blaauw and D. Sylvester</i>	
18.3 An Implantable Continuous Glucose Monitoring Microsystem in 0.18μm CMOS	155
<i>M. H. Nazari, M. Mujeeb-U-Rahman and A. Scherer</i>	
18.4 Single-Chip Encrypted Wireless 12-Lead ECG Smart Shirt for Continuous Health Monitoring	157
<i>T. Morrison, J. Silver and B. Otis</i>	
19.1 A 12-Bit Hybrid DAC with 8GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving >75dB SFDR over 500 MHz in 65nm CMOS	159
<i>S. Su, T.-I. Tsai, P. Sharma and M. S.-W. Chen</i>	
19.2 A 960MS/s DAC with 80dB SFDR in 20nm CMOS for Multi-Mode Baseband Wireless Transmitter	161
<i>W.-H. Tseng and P.-C. Chiu</i>	
19.3 A 3nV/SRHz Programmable Gain/BW Mixed-Signal 4th Order Chebyshev High-Pass Filter for ADSL/VDSL Analog Front End in 28nm CMOS	163
<i>H. Mehta, G. Krishnamurthy, M. Inerfield, F. Lin and T. Kwan</i>	
19.4 A 110mW, 0.04mm², 11GS/s 9-Bit Interleaved DAC in 28nm FDSOI with >50dB SFDR across Nyquist	165
<i>E. Olieman, A.-J. Annema and B. Nauta</i>	
20.1 A 500 MHz, 68% Efficient, Fully On-Die Digitally Controlled Buck Voltage Regulator on 22nm Tri-Gate CMOS	167
<i>H. K. Krishnamurthy, V. A. Vaidya, P. Kumar, G. E. Matthew, S. Weng, B. Thiruvengadam, W. Proefrock, K. Ravichandran and V. De</i>	
20.2 A 10-25MHz, 600mA Buck Converter Using Time-Based PID Compensator with 2μA/MHz Quiescent Current, 94% Peak Efficiency, and 1MHz BW	169
<i>Q. Khan, S. J. Kim, M. Talegaonkar, A. Elshazly, A. Rao, N. Griesert, G. Winter, W. McIntyre and P. K. Hanumolu</i>	
20.3 A 40-MHz 85.8%-Peak-Efficiency Switching-Converter-Only Dual-Phase Envelope Modulator for 2-W 10-MHz LTE Power Amplifier	171
<i>J. Sankman, M. K. Song and D. Ma</i>	

20.4 $\pm 3\%$ Voltage Variation and 95% Efficiency 28nm Constant On-Time Controlled Step-Down Switching Regulator Directly Supplying to Wi-Fi Systems	173
<i>W.-C. Chen, Y.-S. Huang, M.-W. Chien, Y.-W. Chou, H.-C. Chen, Y.-P. Su, K.-H. Chen, C.-L. Wey, Y.-H. Lin, T.-Y. Tsai, C.-C. Huang and C.-C. Lee</i>	
21.1 An ASIC for Readout of Post-Processed Thin-Film MEMS Resonators by Employing Capacitive Interfacing and Active Parasitic Cancellation	175
<i>L. Huang, W. Rieutort-Louis, A. Gualdino, L. Teagno, Y. Hu, J. Mouro, J. Sanz-Robinson, J. C. Sturm, S. Wagner, V. Chu, J. P. Conde and N. Verma</i>	
21.2 15.4b Incremental Sigma-Delta Capacitance-to-Digital Converter with Zoom-in 9b Asynchronous SAR	177
<i>S. Oh, W. Jung, K. Yang, D. Blaauw and D. Sylvester</i>	
21.3 A Fully-Differential Capacitive Touch Controller with Input Common-Mode Feedback for Symmetric Display Noise Cancellation	179
<i>K.-D. Kim, S. Kang, Y.-K. Choi, K.-H. Lee, C.-H. Lee, J.-C. Lee, M. Choi, K. Ko, J. Jung, N. Park, H. Park and G.-C. Hwang</i>	
21.4 A Column-Row-Parallel ASIC Architecture for 3D Wearable / Portable Medical Ultrasonic Imaging	181
<i>K. Chen, H.-S. Lee and C. G. Sodini</i>	
22.1 A 4.25GHz-4.75GHz Calibration-Free Fractional-N Ring PLL Using Hybrid Phase/Current-Mode Phase Interpolator with 13.2dB Phase Noise Improvement	183
<i>R. K. Nandwana, T. Anand, S. Saxena, S.-J. Kim, M. Talegaonkar, A. Elkholy, W.-S. Choi, A. Elshazly and P. K. Hanumolu</i>	
22.2 A 0.63ps, 12b, Synchronous Cyclic TDC Using a Time Adder for On-Chip Jitter Measurement of a SoC in 28nm CMOS Technology	185
<i>S.-J. Kim, T. Kim and H. Park</i>	
22.3 An N-Path Filter Enhanced Low Phase Noise Ring VCO	187
<i>C. Zhai, J. Fredenburg, J. Bell and M. P. Flynn</i>	
22.4 92% Start-Up Time Reduction by Variation-Tolerant Chirp Injection (CI) and Negative Resistance Booster (NRB) in 39MHz Crystal Oscillator	189
<i>S. Iguchi, H. Fuketa, T. Sakurai and M. Takamiya</i>	
22.5 A 2.9mW, +/- 85ppm Accuracy Reference Clock Generator Based on RC Oscillator with On-Chip Temperature Calibration	191
<i>Y. Satoh, H. Kobayashi, T. Miyaba and S. Kousai</i>	
23.1 A 70 dB SNDR 200 MS/s 2.3 mW Dynamic Pipelined SAR ADC in 28nm Digital CMOS	193
<i>B. Verbruggen, K. Deguchi, B. Malki and J. Craninckx</i>	
23.2 A 12-Bit 210-MS/s 5.3-mW Pipelined-SAR ADC with a Passive Residue Transfer Technique	195
<i>C.-Y. Lin and T.-C. Lee</i>	
23.3 An 11.5-ENOB 100-MS/s 8mW Dual-Reference SAR ADC in 28nm CMOS	197
<i>M. Inerfield, A. Kamath, F. Su, J. Hu, X. Yu, V. Fong, O. Alnaggar, F. Lin and T. Kwan</i>	
23.4 A 12b 160MS/s Synchronous Two-Step SAR ADC Achieving 20.7fJ/Step FoM with Opportunistic Digital Background Calibration	199
<i>Y. Zhou, B. Xu and Y. Chiu</i>	
Author Index	