2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip

(ReCoSoC 2014)

Montpellier, France
26 – 28 May 2014

IEEE

IEEE Catalog Number: CFP1426-POD
ISBN: 978-1-4799-5811-5

TABLE OF CONTENTS

Exploring Alternate Trade-offs of Placement Quality Versus Runtime in Simulated Annealing Algorithm 1
B. Raza, H. Parvez, M. Mohiuddin

A Prototyping Platform for Virtual Reconfigurable Units 6
L. Lagadec, J. Le Lann, T. Bollengier

SoCRocket - A Virtual Platform for the European Space Agency's SoC Development 13
T. Schuster, R. Meyer, R. Buchty, L. Fossati, M. Berekovic

Low Overhead Predictability Enhancement Technique for Non-Preemptive NoCs 20
Bharath Sudev;Leandro Soares Indrusiak

LatEst: Latency Estimation and High Speed Evaluation for Wormhole Switched Networks-on-Chip 28
K. Heid, H. Ying, C. Hochberger, K. Hofmann

A Hardware/Software Co-Design Reconfigurable Network-on-Chip FPGA Emulation Method 35
H. Ying, T. Hollstein, K. Hofmann

3D Technologies for Reconfigurable Architectures 43
F. Clermidy, O. Turkyimaz, O. Billoint, P. Gaillardon

Novel Configurable Logic Block Architecture Exploiting Controllable-Polarity Transistors 45
P. Gaillardon, X. Tang, G. De Micheli

Emerging Non-Volatile Memory Technologies for Future Low Power Reconfigurable Systems 47
A. Ahari, H. Asadi, M. Tahoori

A Reconfigurable Optical Network on Chip for Streaming Applications 49
S. Le Beux, H. Li, G. Nicolescu, I. O'Connor

Reconfigurable Bus Monitor Tool Suite for On-Chip SoC for Performance and Protocol Monitoring 51
P. Lee, I. Huang

Design-Space Exploration Between FPGA and ASIF 57
M. Parvez

Interrupt Aware Queue Implementation for Energy Efficient Multitasking Systems Based on Cortex-M3 Architecture 62
G. Rebel, F. Estevez, I. Tsekoura, I. Schulz, P. Glosekotter

General Solutions for MTTF and Steady-State Availability of NMR Systems 69
M. Amiri, V. Prenosil

Sram-Based FPGA Proposal for Dynamic Power Management on Sensor Node 73
A. Silva, F. Pereira

A Review on Wireless Sensor Node Architectures 80
F. Karray, M. Jmal, M. Abid, M. Bensaleh, A. Obeid

HNCP-II: A 16-core 65nm Microprocessor ASIC for Image Processing Algorithms 88
M. Boussadi, T. Tixier, A. Landrault, J. Derutin

MRAPI Resource Management Layer on Reconfigurable Systems-on-Chip 95
L. Gantel, M. Benkhelifa, F. Verdier, F. Lemonnier

A Reconfigurable Distributed Architecture for Clock Generation in Large Many-core SoC 102
C. Shan, D. Galayko, F. Anceau, E. Zianbetov

Reliably Prototyping Large SoCs Using FPGA Clusters 110
P. Fox, A. Markettos, S. Moore

Fault Injection Tools Based on Virtual Machines 118
M. Kooli, P. Benoit, G. Di Natale, L. Torres, V. Sieh

An Application Scenario for Dynamically Reconfigurable FPGAs 124
F. Schwiegelshohn, M. Hubner

Leveraging Partial Dynamic Reconfiguration on Zynq SoC FPGAs 132
J. Rodriguez, K. Ackermann

Communication-Centric Design for FMC Based I/O System 138
M. Bouain, V. Viswanathan, R. Atitallah, J. Dekeyser

A Coding-based Configurable and Asymmetrical Redundancy Scheme for 3-D Interconnects 146
C. Osewold, W. Butter, A. Garcia-Ortiz

Non-Intrusive DVFS Emulation in Gem5 with Application to Self-Aware Architectures 154
P. Haririan, A. Garcia-Ortiz

Power Efficient Thermally Assisted Switching Magnetic Memory Based Memory Systems 161
S. Senni, L. Torres, G. Sassatelli, A. Bukto, B. Mussard

A RFID-enabled Sensor Platform for Pervasive Monitoring 167
A. Vena, B. Sorli, A. Foucaran, Y. Belaizi
Incremental Checkpointing of Program State to NVRAM for Transiently-powered Systems 171
F. Aouda, K. Marquet, G. Salagnac
A Hierarchical Reconfigurable Micro-coded Multi-core Processor for IoT Applications 175
N. Ma, Z. Zou, Z. Lu, L. Zheng, S. Blixt
Using JSON to Manage Communication Between Services in the Internet of Things 179
P. Wehner, C. Piberger, D. Gohringer
New Paradigms for Access Control in Constrained Environments 183
A. Cherkaoui, L. Bossuet, L. Seitz, G. Selander, R. Borgaonkar
Dynamic Management of Multikernel Multithread Accelerators Using Dynamic Partial Reconfiguration 187
A. Rodriguez, J. Valverde, E. Torre, T. Riesgo
Feedback-Based Admission Control for Task Allocation 194
P. Dziurzanski, H. Ghazzawi, L. Indrusiak
Inexact End-to-End Response Time Analysis as Fitness Function in Search-based Task Allocation Heuristics for Hard Real-Time Network-on-Chips 199
Y. Ma, M. Sayuti, L. Indrusiak
Multi-shape Tasks Scheduling for Online Multitasking on FPGAs 207
G. Wassi, M. Benkhelifa, G. Lawday, F. Verdier, S. Garcia
Reconciling Performance and Predictability on a Many-core Through Off-line Mapping 214
T. Carle, M. Djemal, D. Genius, F. Pecheux, D. Butucaru, R. Simone, F. Wajsburt, Z. Zhang
An Evaluation of Energy Efficient Microcontrollers 222
I. Tsekoura, G. Rebel, P. Glosekotter, M. Berekovic
Author Index