

# **2014 9th International Symposium on Reconfigurable and Communication- Centric Systems-on-Chip**

**(ReCoSoC 2014)**

**Montpellier, France  
26 – 28 May 2014**



**IEEE Catalog Number: CFP1426-POD  
ISBN: 978-1-4799-5811-5**

# TABLE OF CONTENTS

<b>Exploring Alternate Trade-offs of Placement Quality Versus Runtime in Simulated Annealing Algorithm</b> .....	1
<i>B. Raza, H. Parvez, M. Mohiuddin</i>	
<b>A Prototyping Platform for Virtual Reconfigurable Units</b> .....	6
<i>L. Lagadec, J. Le Lann, T. Bollengier</i>	
<b>SoCRocket - A Virtual Platform for the European Space Agency’s SoC Development</b> .....	13
<i>T. Schuster, R. Meyer, R. Buchty, L. Fossati, M. Berekovic</i>	
<b>Low Overhead Predictability Enhancement Technique for Non-Preemptive NoCs</b> .....	20
<i>Bharath Sudev;Leandro Soares Indrusiak</i>	
<b>LatEst: Latency Estimation and High Speed Evaluation for Wormhole Switched Networks-on-Chip</b> .....	28
<i>K. Heid, H. Ying, C. Hochberger, K. Hofmann</i>	
<b>A Hardware/Software Co-Design Reconfigurable Network-on-Chip FPGA Emulation Method</b> .....	35
<i>H. Ying, T. Hollstein, K. Hofmann</i>	
<b>3D Technologies for Reconfigurable Architectures</b> .....	43
<i>F. Clermidy, O. Turkyimaz, O. Billoint, P. Gaillardon</i>	
<b>Novel Configurable Logic Block Architecture Exploiting Controllable-Polarity Transistors</b> .....	45
<i>P. Gaillardon, X. Tang, G. De Micheli</i>	
<b>Emerging Non-Volatile Memory Technologies for Future Low Power Reconfigurable Systems</b> .....	47
<i>A. Ahari, H. Asadi, M. Tahoori</i>	
<b>A Reconfigurable Optical Network on Chip for Streaming Applications</b> .....	49
<i>S. Le Beux, H. Li, G. Nicolescu, I. O’Connor</i>	
<b>Reconfigurable Bus Monitor Tool Suite for On-Chip SoC for Performance and Protocol Monitoring</b> .....	51
<i>P. Lee, I. Huang</i>	
<b>Design-Space Exploration Between FPGA and ASIF</b> .....	57
<i>M. Parvez</i>	
<b>Interrupt Aware Queue Implementation for Energy Efficient Multitasking Systems Based on Cortex-M3 Architecture</b> .....	62
<i>G. Rebel, F. Estevez, I. Tsekoura, I. Schulz, P. Glosekotter</i>	
<b>General Solutions for MTTF and Steady-State Availability of NMR Systems</b> .....	69
<i>M. Amiri, V. Prenosil</i>	
<b>Sram-Based FPGA Proposal for Dynamic Power Management on Sensor Node</b> .....	73
<i>A. Silva, F. Pereira</i>	
<b>A Review on Wireless Sensor Node Architectures</b> .....	80
<i>F. Karray, M. Jmal, M. Abid, M. Bensaleh, A. Obeid</i>	
<b>HNCP-II: A 16-core 65nm Microprocessor ASIC for Image Processing Algorithms</b> .....	88
<i>M. Boussadi, T. Tixier, A. Landrault, J. Derutin</i>	
<b>MRAPI Resource Management Layer on Reconfigurable Systems-on-Chip</b> .....	95
<i>L. Gantel, M. Benkhelifa, F. Verdier, F. Lemonnier</i>	
<b>A Reconfigurable Distributed Architecture for Clock Generation in Large Many-core SoC</b> .....	102
<i>C. Shan, D. Galayko, F. Anceau, E. Zianbetov</i>	
<b>Reliably Prototyping Large SoCs Using FPGA Clusters</b> .....	110
<i>P. Fox, A. Markettos, S. Moore</i>	
<b>Fault Injection Tools Based on Virtual Machines</b> .....	118
<i>M. Kooli, P. Benoit, G. Di Natale, L. Torres, V. Sieh</i>	
<b>An Application Scenario for Dynamically Reconfigurable FPGAs</b> .....	124
<i>F. Schwiigelshohn, M. Hubner</i>	
<b>Leveraging Partial Dynamic Reconfiguration on Zynq SoC FPGAs</b> .....	132
<i>J. Rodriguez, K. Ackermann</i>	
<b>Communication-Centric Design for FMC Based I/O System</b> .....	138
<i>M. Bouain, V. Viswanathan, R. Atitallah, J. Dekeyser</i>	
<b>A Coding-based Configurable and Asymmetrical Redundancy Scheme for 3-D Interconnects</b> .....	146
<i>C. Osewold, W. Butter, A. Garcia-Ortiz</i>	
<b>Non-Intrusive DVFS Emulation in Gem5 with Application to Self-Aware Architectures</b> .....	154
<i>P. Haririan, A. Garcia-Ortiz</i>	
<b>Power Efficient Thermally Assisted Switching Magnetic Memory Based Memory Systems</b> .....	161
<i>S. Senni, L. Torres, G. Sassatelli, A. Bukto, B. Mussard</i>	

<b>A RFID-enabled Sensor Platform for Pervasive Monitoring</b> .....	167
<i>A. Vena, B. Sorli, A. Foucaran, Y. Belaizi</i>	
<b>Incremental Checkpointing of Program State to NVRAM for Transiently-powered Systems</b> .....	171
<i>F. Aouda, K. Marquet, G. Salagnac</i>	
<b>A Hierarchical Reconfigurable Micro-coded Multi-core Processor for IoT Applications</b> .....	175
<i>N. Ma, Z. Zou, Z. Lu, L. Zheng, S. Blixt</i>	
<b>Using JSON to Manage Communication Between Services in the Internet of Things</b> .....	179
<i>P. Wehner, C. Piberger, D. Gohringer</i>	
<b>New Paradigms for Access Control in Constrained Environments</b> .....	183
<i>A. Cherkaoui, L. Bossuet, L. Seitz, G. Selander, R. Borgaonkar</i>	
<b>Dynamic Management of Multikernel Multithread Accelerators Using Dynamic Partial Reconfiguration</b> .....	187
<i>A. Rodriguez, J. Valverde, E. Torre, T. Riesgo</i>	
<b>Feedback-Based Admission Control for Task Allocation</b> .....	194
<i>P. Dziurzynski, H. Ghazzawi, L. Indrusiak</i>	
<b>Inexact End-to-End Response Time Analysis as Fitness Function in Search-based Task Allocation</b>	
<b>Heuristics for Hard Real-Time Network-on-Chips</b> .....	199
<i>Y. Ma, M. Sayuti, L. Indrusiak</i>	
<b>Multi-shape Tasks Scheduling for Online Multitasking on FPGAs</b> .....	207
<i>G. Wassi, M. Benkhelifa, G. Lawday, F. Verdier, S. Garcia</i>	
<b>Reconciling Performance and Predictability on a Many-core Through Off-line Mapping</b> .....	214
<i>T. Carle, M. Djemal, D. Genius, F. Pecheux, D. Butucaru, R. Simone, F. Wajsburt, Z. Zhang</i>	
<b>An Evaluation of Energy Efficient Microcontrollers</b> .....	222
<i>I. Tsekoura, G. Rebel, P. Glosekotter, M. Berekovic</i>	
<b>Author Index</b>	