

2014 IEEE 25th International Conference on Application-specific Systems, Architectures and Processors

(ASAP 2014)

**Zurich, Switzerland
18 – 20 June 2014**



IEEE Catalog Number: CFP14063-POD
ISBN: 978-1-4799-3610-6

Session 1: Hardware Accelerators I

REGULAR PAPERS

- 1 **Resource-Efficient Regular Expression Matching Architecture for Text Analytics**
(Kubilay Atasu)
- 9 **Map-Reduce Processing of K-Means Algorithm with FPGA-Accelerated Computer Cluster**
(Yuk-Ming Choi, Hayden Kwok-Hay So)
- 17 **Adaptive Scalable SVD Unit for Fast Processing of Large LSE Problems**
(Iñaki Bidosola, Unai Martinez-Corral, Koldo Basterretxea)

SHORT PAPERS

- 25 **SIRIOUS: A Tightly Coupled Elliptic-Curve Cryptography Co-Processor for the OpenRISC**
(Michael Gautschi, Michael Muehlberghuber, Andreas Traber, Sven Stucki, Matthias Baer, Renzo Andri, Luca Benini, Beat Muheim, Hubert Kaeslin)
- 30 **Customizable Coarse-Grained Energy-Efficient Reconfigurable Packet Processing Architecture**
(Mohammad Badawi, Ahmed Hemani, Zhonghai Lu)
- 36 **Low Latency FPGA Acceleration of Market Data Feed Arbitration**
(Stewart Denholm, Hiroaki Inoue, Takashi Takenaka, Tobias Becker, Wayne Luk)

Session 2: Computer Arithmetic

REGULAR PAPERS

- 41 **Sum-of-Product Architectures Computing Just Right**
(Florent de Dinechin, Matei Istoan, Abdelbassat Massouri)
- 48 **Pipelined Modular Multiplier Supporting Multiple Standard Prime Fields**
(H. Alrimeih, D. Rakhmatov)

SHORT PAPERS

- 57 **RNS Modular Multiplication Through Reduced Base Extensions**
(Karim Bigou, Arnaud Tisserand)
- 63 **On the Computation of the Reciprocal of Floating Point Expansions Using an Adapted Newton-Raphson Iteration**
(Mioara Joldes, Jean-Michel Muller, Valentina Popescu)

Poster Session I

- 68 **Polar Baseband Receiver for Low-End WLAN**
(A. Altamimi, D. Rakhmatov, M. McGuire)
- 70 **Design of a 2D Graphics Front-End Rendering Processor**
(Yun-Nan Chang, Ting-Chi Tong)
- 72 **Performance Modeling of Virtualized Custom Logic Computations**
(Michael J. Hall, Roger D. Chamberlain)
- 74 **HICore1: “Safety on a Chip” Turnkey Solution for Industrial Control**
(Ali Hayek, Bashier Machmur, Michael Schreiber, Josef Börcsök, Stefan Gözl, Mario Epp)
- 76 **A Reconfigurable Network-on-Chip Architecture for Heterogeneous CMPs in the Dark-Silicon Era**
(Mehdi Modarressi, Hamid Sarbazi-Azad)
- 78 **Randomized Windows for Secure Scalar Multiplication on Elliptic Curves**
(Simon Pontie, Paolo Maistri)
- 80 **Virtual Semi-Concurrent Self-Checking for Heterogeneous MPSoC Architectures**
(Mariagiovanna Sami, Gianluca Palermo)
- 82 **Distributed Synchronization for Message-Passing Based Embedded Multiprocessors**
(Hao Xiao, Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda, Guanyu Zhu)

Session 3: Performance and Power Analysis

REGULAR PAPERS

- 84 **Performance Modeling for Highly-Threaded Many-Core GPUs**
(Lin Ma, Roger D. Chamberlain, Kunal Agrawal)
- 92 **Analyzing the Energy-Efficiency of Dense Linear Algebra Kernels by Power-Profiling a Hybrid CPU/FPGA System**
(Heiner Giefers, Raphael Polig, Christoph Hagleitner)
- 100 **Coordinated and Adaptive Power Gating and Dynamic Voltage Scaling for Energy Minimization**
(Nathaniel A. Conos, Saro Meguerdichian, Miodrag Potkonjak)

SHORT PAPERS

- 108 **A Case Against Small Data Types in GPGPUs**
(Ahmad Lashgar, Amirali Baniasadi)

Session 4: Architectures I

REGULAR PAPERS

- 114 **He-P2012: Architectural Heterogeneity Exploration on a Scalable Many-Core Platform**
(Francesco Conti, Chuck Pilkington, Andrea Marongiu, Luca Benini)
- 121 **Function-Level Processor (FLP): Raising Efficiency by Operating at Function Granularity for Market-Oriented MPSoC**
(Hamed Tabkhi, Robert Bushey, Gunar Schirner)
- 131 **Design of an Accelerator-Rich Architecture by Integrating Multiple Heterogeneous Coarse Grain Reconfigurable Arrays over a Network-on-Chip**
(Waqar Hussain, Roberto Airoidi, Henry Hoffmann, Tapani Ahonen, Jari Nurmi)
- B#5 **Fault-Tolerant On-Chip Networking Through Adaptive Routing and Dynamic Partial Reconfiguration**
(Taimour Wehbe, Xiaofang Wang)

SHORT PAPERS

- 147 **Secure Interrupts on Low-End Microcontrollers**
(Ruan de Clercq, Frank Piessens, Dries Schellekens, Ingrid Verbauwhede)

Session 5: Programming

REGULAR PAPERS

- 153 **On the Characterization of OpenCL Dwarfs on Fixed and Reconfigurable Platforms**
(Konstantinos Krommydas, Wu-chun Feng, Muhsen Owaida, Christos D. Antonopoulos, Nikolaos Bellas)
- 161 **Evaluating Orthogonality Between Application Auto-Tuning and Run-Time Resource Management for Adaptive OpenCL Applications**
(Edoardo Paone, Davide Gadioli, Gianluca Palermo, Vittorio Zaccaria, Cristina Silvano)

SHORT PAPERS

- 169 **Efficient Application Mapping on CGRAs Based on Backward Simultaneous Scheduling/Binding and Dynamic Graph Transformations**
(Thomas Peyret, Gwenolé Corre, Mathieu Thevenin, Kevin Martin, Philippe Coussy)
- 173 **Domain-Specific Augmentations for High-Level Synthesis**
(Moritz Schmid, Alexandru Tanase, Frank Hannig, Jürgen Teich, Vivek Singh Bhadouria, Dibyendu Ghoshal)

Poster Session II

- 178 **Virtual Science on the Move: Interactive Access to Simulations on Supercomputers**
(Junyi Han, Robert Haines, Adel Salhli, John Martin Brooke, Bruce D'Amora, Bob Danani)
- 180 **A Practical Network Intrusion Detection System for Inline FPGAs on 10GbE Network Adapters**
(Keerthan Jaic, Melissa C. Smith, Nilim Sarma)
- 182 **An Approach of Processor Core Customization for Stencil Computation**
(Yanhua Li, Youhui Zhang, Jianfeng Yang, Wayne Luk, Guangwen Yang, Weimin Zheng)
- 184 **SWAPHI: Smith-Waterman Protein Database Search on Xeon Phi Coprocessors**
(Yongchao Liu, Bertil Schmidt)
- 186 **A Scalable and Compact Systolic Architecture for Linear Solvers**
(Kevin S.H. Ong, Suhaib A. Fahmy, Keck-Voon Ling)
- 188 **Efficient and Scalable CGRA-Based Implementation of Column-Wise Givens Rotation**
(Zoltán Endre Rákossy, Farhad Merchant, Axel Acosta-Aponte, S.K. Nandy, Anupam Chattopadhyay)
- 190 **Bandwidth Compression of Multiple Numerical Data Streams for High Performance Custom Computing**
(Tomohiro Ueno, Ryo Ito, Kentaro Sano, Satoru Yamamoto)
- 192 **A Customized GPU Acceleration of the Princeton Ocean Model**
(Shizhen Xu, Xiaomeng Huang, Yan Zhang, Yong Hu, Guangwen Yang)

Session 6: Hardware Accelerators II

REGULAR PAPERS

- 194 **Pipelined Reconfigurable Accelerator for Ordinal Pattern Encoding**
(Ce Guo, Wayne Luk, Stephen Weston)
- 202 **Energy Efficient Canonical Huffman Encoding**
(Janarbek Matai, Joo-Young Kim, Ryan Kastner)
- 210 **Flexible Multistandard FEC Processor Design with ASIP Methodology**
(Zhenzhi Wu, Dake Liu)

SHORT PAPERS

- 219 **Energy-Efficient Gear-Shift LDPC Decoders**
(Kevin Cushon, Saied Hemati, Shie Mannor, Warren J. Gross)

Session 7: Memory

REGULAR PAPERS

- 224 **Exploring DMA-Assisted Prefetching Strategies for Software Caches on Multicore Clusters**
(Christian Pinto, Luca Benini)
- 232 **A Compression-Based Morphable PCM Architecture for Improving Resistance Drift Tolerance**
(Majid Jalili, Hamid Sarbazi-Azad)

Session 8: Architectures II

REGULAR PAPERS

- 240 **PVMC: Programmable Vector Memory Controller**
(Tassadaq Hussain, Oscar Palomar, Osman Unsal, Adrian Cristal, Eduard Ayguadé, Mateo Valero)
- 248 **Understanding the Design Space of DRAM-Optimized Hardware FFT Accelerators**
(Berkin Akin, Franz Franchetti, James C. Hoe)
- 256 **Quality-Aware Video Decoding on Thermally-Constrained MPSoC Platforms**
(Deepak Gangadharan, Jürgen Teich, Samarjit Chakraborty)

SHORT PAPERS

- 264 **Combining Flexibility with Low Power: Dataflow and Wide-Pipeline LDPC Decoding Engines in the Gbit/s Era**
(Joao Andrade, Frederico Pratas, Gabriel Falcao, Vitor Silva, Leonel Sousa)