2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems

(DDECS 2014)

Warsaw, Poland
23 – 25 April 2014

IEEE

IEEE Catalog Number: **CFP14DDE-POD**
ISBN: 978-1-4799-4557-3

Table of Contents

Keynote Talks

Detection & Diagnostics in Today's Advanced Technology Nodes 9
Yervant Zorian

Automatic Architecture Exploration of Massively Parallel MPSoCs for Modern Cyber-physical Systems 10
Lech Jóźwiak

Design and Testing of Integrated Circuit of Pixel Architecture for Fast X-ray Imaging Applications 11
Paweł Gryboś, Piotr Kmon, Piotr Maj, Robert Szczygieł

Embedded Tutorials

SiP Design Flow and 3D DRC for MEMS 12
A. Mehdaoui, J. Pagazani, G. Schröpfer, G. Lissorgues

Development of 3D Space Partitioning and Design Rule Check for Smart System Solutions 14
Stefano Pettazzi, Andrew Plews, Anatoly Rudenko, Ahmed Nejim

Session 1A: Advanced Systems

Studying DAC Capacitor-Array Degradation in Charge-Redistribution SAR ADCs 15
Muhammad Aamir Khan, Hans G. Kerkhoff

Automatically Connecting Hardware Blocks via Light-Weight Matching Techniques 21
Jan Malburg, Niklas Krafczyk, Görschwin Fey

A Double-Path Intra Prediction Architecture for the Hardware H.265/HEVC Encoder 27
Andrzej Abramowski, Grzegorz Pastuszak

Session 1B: Built-In Self-Test

Online Test Vector Insertion: A Concurrent Built-In Self-Testing (CBIST) Approach for Asynchronous Logic 33
Jürgen Maier, Andreas Steininger

Quality Assurance in Memory Built-In Self-Test Tools 39
Albert Au, Artur Pogiel, Janusz Rajski, Piotr Sydow, Jerzy Tyszer, Justyna Zawada

Generic Built-in Self-Repair Architectures for SoC Logic Cores 45
Marcel Balaz, Stefan Kristofik, Maria Fischerova

Session 2A: RF Design

A 64-MHz~640-MHz 64-Phase Clock Generator 51
Hong-Yi Huang, Jen-Chieh Liu, Shi-Jia Sun and Cheng-Hao Fu, Kuo-Hsing Cheng

A Design of an Area-Efficient 10-GHz Phase-Locked Loop for Source-Synchronous, Multi-Channel Links in 90-nm CMOS Technology 55
Woorham Bae and Deog-Kyoon Jeong, Byoung-Joo Yoo

Burst-Pulse Generator Based on Transmission Line Toward Sub-MMW 59
Parit Kanjanavirojkul, Nguyen Ngoc Mai Khanh, Toru Nakura and Kunihiro Asada

A 120V High Voltage DAC Array for A Tunable Antenna in Communication System 65
Jing Ning, Klaus Hofmann

Session 2B: RTL & High Level Design

Fast Time-Parallel C-based Event-Driven RTL Simulation 71
Tariq Bashir Ahmad, Maciej Ciesielski

Lower Bounds of the Size of Shared Structurally Synthesized BDDs 77
Raimund Ubar, Dmitri Mironov

BuildMaster: Efficient ASIP Architecture Exploration Through Compilation and Simulation Result Caching 83
Roel Jordans, Erkan Diken, Lech Jóźwiak, Henk Corporaal

Session 3A: Analog IC Design & Simulation

Analysis of Current Conveyor Non-Idealities for Implementation as Integrator in Delta Sigma Modulators 89
Harish Balasubramaniam, Klaus Hofmann

Multistage Low Ripple Charge Pump 93
Andrzej Grodzicki and Witold Pleskacz

A Novel Impedance Calculation Method and its Time Efficiency Evaluation 99
Juraj Brenkuš, Viera Stopjaková, Daniel Arbet, Gábor Gyepes and Libor Majer

Session 3B: Compression & ATPG

Test-Data Compression with Low Number of Channels and Short Test Time 104
Ondřej Novák, Jiří Jeníček, Martin Rozkovec

Test Data Compression based on Reuse and Bit-Flipping of Parts of Dictionary Entries 110
Panagiotis Sismanoglou, Dimitris Nikolos

Timing-aware ATPG for Critical Paths with Multiple TSVs 116
C. Metzler, A. Todri-Sanial, A. Bosio, L. Dilillo, P. Girard, A. Virazel

Session 4A: Emerging Technologies

A Layout Based Customized Testing Technique for Total Microfluidic Operations in Digital Microfluidic Biochips 122
Pranab Roy, Hafizur Rahaman, Parthasarathi Dasgupta

Optimizing DD-based Synthesis of Reversible Circuits using Negative Control Lines 129
Eleonora Schönborn, Kamalika Datta, Robert Wille, Indranil Sengupta, Hafizur Rahaman, Rolf Drechsler

Evolutionary Design of Approximate Multipliers Under Different Error Metrics 135
Zdenek Vasicek and Lukas Sekanina

Session 4B: On-line Test & Fault Tolerance

Online Testing of Many-Core Systems in the Dark Silicon Era 141
Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen

Reliable Execution of Statechart-Generated Correct Embedded Software under Soft Errors 147
Ronaldo R. Ferreira, Thomas Klotz, Thilo Vörtler, Jean da Rolt, Gabriel L. Nazar, Álvaro F. Moreira, Luigi Carro, Karsten Einwich

Combining Fault Tolerance and Self Repair at Minimum Cost in Power and Hardware 153
Tobias Koal, Mario Schölzel, Heinrich T. Vierhaus

Session 5A (Student Session): Analog & Architecture

Self-Managing Power Management Unit 159
Dominik Macko, Katarína Jelemenská

A Low Supply Voltage Synchronous Mirror Delay with Quadrature Phase Output 163
Yo-Hao Tu, Kuo-Hsing Cheng, Chih-Hsun Hsu, Hong-Yi Huang

High Throughput Architecture for the Advanced Encryption Standard Algorithm 167
Salma Hesham, Mohamed A. Abd El Ghany and Klaus Hofmann

Session 5B (Student Session): Digital

Generic Partial Dynamic Reconfiguration Controller for Transient and Permanent Fault Mitigation in Fault Tolerant Systems Implemented Into FPGA 171
Lukas Miculka, Zdenek Kotasek

Low Latency Book Handling in FPGA for High Frequency Trading 175
Milan Dvořák, Jan Kořenek

CRC Based Hashing in FPGA Using DSP Blocks 179
Tomáš Závodník, Lukáš Kekely, Viktor Puš

Session 6A: FPGA & Reconfigurable Systems

The LSI Implementation of a Memory Based Field Programmable Device for MCU Peripherals 183
Tetsuya Matsumura, Naoya Okada, Yoshifumi Kawamura, Koji Nii, Kazutami Arimoto, Hiroshi Makino, Yoshio Matsuda

Design Methodology of Configurable High Performance Packet Parser for FPGA 189
Viktor Puš, Lukáš Kekely, Jan Kořenek

A Study on Fast Pipelined Pseudo-Random Number Generator Based on Chaotic Logistic Map 195
Paweł Dąbal, Ryszard Pełka

Session 6B: Delay & Embedded Test

Modeling Timing Constraints for Automatic Generation of Embedded Test Instruments 201
S. Ostendorff, J.-H. Meza Escobar, H.-D. Wuttke, T. Sasse, S. Richter

Path Delay Test in the Presence of Multi-Aggressor Crosstalk, Power Supply Noise and Ground Bounce 207
A. Asokan, A. Todri-Sanial, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel

Test and Diagnosis of Power Switches 213
M.Valka, A. Bosio, L. Dilillo, A. Todri, A. Virazel, P. Girard, P. Debaud, S. Guilhot

Poster Session 1

Fast Lookup for Dynamic Packet Filtering in FPGA 219
Lukáš Kekely, Martin Žádník, Jiří Matoušek, Jan Kořenek

Protecting Combinational Logic in Pipelined Microprocessor Cores Against Transient and Permanent Faults 223
I. Wali, A. Virazel, A. Bosio, L. Dilillo, P. Girard, A. Todri

Stabilization Methods for Integrated High Voltage Charge Pumps 226
Lufei Shen, Ferdinand Keil, Klaus Hofmann

FPGA Design of the Computation Unit for the Semi-Global Stereo Matching Algorithm 230
Mikołaj Roszkowski, Grzegorz Pastuszak

System Design for Enhanced Forward-Engineering Possibilities of Safety Critical Embedded Systems 234
Martin Krammer, Michael Karner, Anton Fuchs

Mismatch Effects and their Correction in Large Area ASICs 238
Piotr Maj

A Unified CMOS Inverter Model for Planar and FinFET Nanoscale Technologies 242
Panagiotis Chaourani, Spyridon Nikolaidis

A New Architecture for Minimum Mean Square Error Sorted QR Decomposition for MIMO Wireless Communication Systems 246
Victor Tomashevich, Christina Gimmler-Dumont, Christian Fesl, Norbert Wehn, Ilia Polian

Dedicated Hardware Architecture for Object Tracking Preprocessing Implemented in FPGA 250
Peter Malík

Emulation Based Fault Injection on UHF RFID Transponder 254
Omar Abdelmalek, David Hely, and Vincent Beroulle

Sources of Bias in EDA Tools and Its Influence 258
Petr Fišer, Jan Schmidt, Jiří Balcárek

Automatic and Reliable Electrical Characterization of MOSFETs 262
Z. Stamenković, N. D. Vasović and G. S. Ristić

An Approach Towards Selection of the Oscillation Frequency for Oscillation Test of Analog ICs 266
Martin Kováč, Daniel Arbet, Gabriel Nagy, Viera Stopjaková

Customer Return Detection with Features Selection 268
Domenico Bertoncelli, Pasquale Caianiello

Poster Session 2

Designing of Test Pattern Generators for Stimulation of Crosstalk Faults in Bus-type Connections 270
Tomasz Garbolino

On NFA-Split Architecture Optimizations 274
Vlastimil Košař, Jan Kořenek

ADCs in Deep Submicron Technologies for ASICs of Pixel Architecture 278
Piotr Otfinowski, Paweł Gryboś, Robert Szczygieł, Piotr Maj

Numerical and Theoretical Analysis on Voltage and Time Domain Dynamic Range of scaled CMOS Circuits 282
Kevin Ngari Muriithi, Toru Nakura, Kunihiro Asada

On the In-Field Test of Branch Prediction Units Using the Correlated Predictor Mechanism 286
M. Gaudesi, S. Saleem, E. Sanchez, M. Sonza Reorda, E. Tanowe

FPGA Architectures of the Quantization and the Dequantization for Video Encoders 290
Grzegorz Pastuszak

An Efficient Hardware Architecture for Inter-Prediction in H.264/AVC Encoders 294
Nam-Khanh Dang, Xuan-Tu Tran, Alain Merirot

An Intra-Cell Defect Grading Tool 298
A. Bosio, L. Dilillo, P. Girard, A. Todri-Sanial, A. Virazel, S. Bernabovi, P. Bernardi

Heuristic Algorithm of Two-level Minimization of Fuzzy Logic Functions 302
Andrzej Wielgus

Verifying Robust Frequency Domain Properties of Non Linear Oscillators using SMT 306
Hafiz ul Asad, Kevin D. Jones, Frederic Surre

Modeling and Analysis of Cracked Through Silicon Via (TSV) Interconnections 310
Vasileios Gerakis, Christina Avdikou, Alexandros Liolios, Alkis Hatzopoulos

Case Study: BISR for a Processor Multiplier 314
Andrej Kincel, Marcel Balaz

Efficient VHDL Implementation of Symbol Synchronization for Software Radio based on FPGA 318
Pavel Fiala, Richard Linhart

Author Index 322