

2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation

(SAMOS XIV)

**Samos Island, Greece
14-17 July 2014**



**IEEE Catalog Number: CFP1452A-POD
ISBN: 978-1-4799-3771-4**

Table of Contents

Keynotes

Scaling Usable Computing Capability	i
<i>Tor M. Aamodt</i>	
High-Bandwidth, High-Capacity, Low-Power Memory Systems	ii
<i>Bruce Jacob</i>	
The Heterogeneous System Architecture: Its beyond the GPU	iii
<i>Paul Blinzer</i>	

Multiprocessors & Multicores

Co-Design of Many-Accelerator Heterogeneous Systems Exploiting Virtual Platforms	1
<i>Efstathios Sotiriou-Xanthopoulos, Sotirios Xydias, Kostas Siozios, and George Economakos</i>	
Robustness Analysis of Multiprocessor Schedules	9
<i>Shreya Adyanthaya, Zhihui Zhang, Marc Geilen, Jeroen Voeten, Twan Basten, and Ramon Schiffelers</i>	
Dynamic-Vector Execution on a General Purpose EDGE Chip Multiprocessor	18
<i>Milovan Duric, Oscar Palomar, Aaron Smith, Milan Stanic, Osman Unsal, Adrian Cristal, Mateo Valero, Doug Burger, and Alex Veidenbaum</i>	
Combining Application Adaptivity and System-wide Resource Management on Multi-Core Platforms	26
<i>Giuseppe Massari, Edoardo Paone, Patrick Bellasi, Gianluca Palermo, Vittorio Zaccaria, William Fornaciari, and Cristina Silvano</i>	
Resource Conscious Prefetching for Irregular Applications in Multicores	34
<i>Muneeb Khan and Erik Hagersten</i>	

Dataflow

Characterizing communication behavior of dataflow programs using trace analysis	44
<i>Jorn W. Janneck, Simone Casale-Brunet, and Marco Mattavelli</i>	
On Tokens and Signals: Bridging the Semantic Gap between Dataflow Models and Hardware Implementations	51
<i>Stavros Tripakis, Rhishikesh Limaye, Kaushik Ravindran, and Guoqiang Wang</i>	
Automated Design Flow for Coarse-Grained Reconfigurable Platforms: an RVC-CAL Multi-Standard Decoder Use-Case	59
<i>Carlo Sau, Luigi Raffo, Francesca Palumbo, Endri Bezati, Simone Casale-Brunet, and Marco Mattavelli</i>	

Scheduling	67
<hr/>	
WCET-aware Scheduling Optimizations for Multi-Core Real-Time Systems	67
<i>Timon Kelter, Hendrik Borghorst, and Peter Marwedel</i>	
A Run-Time Modulo Scheduling by using a Binary Translation Mechanism	75
<i>Ricardo Ferreira, Waldir Denver, Monica Pereira, Jorge Quadros, Luigi Carro, and Stephan Wong</i>	
Memory Systems	83
<hr/>	
Evaluating the Memory System Behavior of Smartphone Workloads	83
<i>Goran Narancic, Patrick Judd, Di Wu, Islam Atta, Michel Elnacouzi, Jason Zebchuck, Jorge Albericio, Natalie Enright Jerger, Andreas Moshovos, Kyros Kutulakos, and Serag Gadelrab</i>	
Memory Sharing Techniques for Multi-standard High-throughput FEC Decoder	93
<i>Zhenzhi Wu and Dake Liu</i>	
Speculative Synchronization for Coherence-free Embedded NUMA Architectures	99
<i>Dimitra Papagiannopoulou, Tali Moreshet, Andrea Marongiu, Luca Benini, Maurice Herlihy, and R. Iris Bahar</i>	
Performance Analysis & Evaluation	107
<hr/>	
Extended Performance Analysis of the Time Predictable On-demand Coherent Data Cache for Multi- and Many-core Systems	107
<i>Arthur Pyka, Mathias Rohde, and Sascha Uhrig</i>	
GPGPU Workload Characteristics and Performance Analysis	115
<i>Sohan Lal, Jan Lucas, Michael Andersch, Mauricio Alvarez-Mesa, Ahmed Elhossini, and Ben Juurlink</i>	
Performance Evaluation of the Intel Xeon Phi Manycore Architecture Using Parallel Video-Based Driver Assistance Algorithms	125
<i>Oliver Jakob Arndt, Daniel Becker, Florian Giesemann, Guillermo Payá-Vayá, Christopher Bartels, and Holger Blume</i>	
Pre-architectural Performance Estimation for ASIP Design Based on Abstract Processor Models	133
<i>Juan Fernando Eusse, Christopher Williams, Luis Gabriel Murillo, Rainer Leupers, and Gerd Ascheid</i>	
Architectures (Miscellanea)	141
<hr/>	
Design Space Exploration for Fair Resource-Allocated NoC Architectures	141
<i>Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, and Dionisios Pneumatikatos</i>	
Variable Length Instruction Compression on Transport Triggered Architectures	149
<i>Janne Helkala, Timo Viitanen, Heikki Kultala, Pekka Jääskeläinen, Jarmo Takala, Tommi Zetterman, and Heikki Berg</i>	
Fast Dynamic Binary Rewriting for Flexible Thread Migration on Shared-ISA Heterogeneous MPSoCs	156
<i>Giorgis Georgakoudis, Dimitrios S. Nikolopoulos, Hans Vandierendonck, and Spyros Lalis</i>	
MPSoCBench: A Toolset for MPSoC System Level Evaluation	164
<i>Liana Duenha, Marcelo Guedes, Henrique Almeida, Matheus Boy, and Rodolfo Azevedo</i>	

Power & Energy	172
<hr/>	
Modeling the Temperature Bias of Power Consumption for Nanometer-Scale CPUs in Application Processors	172
<i>Karel De Voogheer, Gerard Memmi, Pierre Jouvelot, and Fabien Coelho</i>	
An ESL Timing & Power Estimation and Simulation Framework for Heterogeneous SoCs	181
<i>Kim Grüttner, Philipp A. Hartmann, Tiemo Fandrey, Kai Hylla, Daniel Lorenz, Stefan Stattelmann, Björn Sander, Oliver Bringmann, Wolfgang Nebel, and Wolfgang Rosenstiel</i>	
Evaluating Private vs. Shared Last-Level Caches for Energy Efficiency in Asymmetric Multi-Cores	191
<i>Anthony Gutierrez, Ronald G. Dreslinski, and Trevor Mudge</i>	
Software-controlled Processor Stalls for Time and Energy Efficient Data Locality Optimization	199
<i>Philippe Clauss, Imen Fassi, and Alexandra Jimborean</i>	
Reconfigurable Architectures	207
<hr/>	
Multi-FPGA Prototyping Board Issue: the FPGA I/O Bottleneck	207
<i>Qingshan Tang, Habib Mehrez, and Matthieu Tuna</i>	
Synthesis of Instruction Extensions on HyperCell, a Reconfigurable Datapath	215
<i>Kavitha T. Madhu, Saptarsi Das, C. Madhava Krishna, S. Nalesh, S. K. Nandy, and Ranjani Narayan</i>	
Co-Exploration of NLA kernels and Specification of Compute Elements in Distributed Memory CGRAs	225
<i>Mahesh Mahadurkar, Farhad Merchant, Arka Maity, Kapil Vatwani, Ishan Munje, Nandhini Gopalan, S. K. Nandy, and Ranjani Narayan</i>	
RuRot: Run-time Rotatable-expandable Partitions for Efficient Mapping in CGRAs	233
<i>Syed M. A. H. Jafri, Guilermo Serrano, Junaid Iqbal, Masoud Daneshlab, Ahmed Hemani, Kolin Paul, Juha Plosila, and Hannu Tenhunen</i>	
SystemC & Simulations	242
<hr/>	
Asynchronous Parallel Simulation with Transaction Events	242
<i>Bastian Haetzer and Martin Radetzki</i>	
Highly-Parallel Special-Purpose Multicore Architecture for SystemC/TLM Simulations	250
<i>Nicolas Ventroux, Julien Peeters, Tanguy Sassolas, and James C. Hoe</i>	
Architectural Low-Power Design Using Transaction-Based System Modeling and Simulation	258
<i>Fabian Mischkalla and Wolfgang Mueller</i>	
Micro-architectural Simulation of In-order and Out-of-order ARM Microprocessors with gem5	266
<i>Fernando A. Endo, Damien Couroussé, and Henri-Pierre Charles</i>	
Algorithms & Modeling	274
<hr/>	
Ranking Software Components Using a Modified PageRank Algorithm Including Safety Aspects	274
<i>Dominik Reinhardt</i>	
Evaluation of Message Passing Synchronization Algorithms in Embedded Systems	282
<i>Lazaros Papadopoulos, Ivan Walulya, Philippas Tsigas, Dimitrios Soudris, and Brendan Barry</i>	
Efficient End-to-End Latency Distribution Analysis for Probabilistic Time-Triggered Systems	290
<i>Mark Westmijze, Marco J. G. Bekooij, and Gerard J. M. Smit</i>	

An Automotive Specific MILP Model Targeting Power-Aware Function Partitioning	299
<i>Gregor Walla, Andreas Herkersdorf, André S. Enger, Andreas Barthels, and Hans-Ulrich Michel</i>	

Special Session on

“Embedded Driver Assistance Systems – Initial Results of the DESERVE Artemis-JU-project” 307

Introduction to the Special Session on “Embedded Driver Assistance Systems –Initial Results of the DESERVE Artemis-JU-project”	307
<i>Holger Blume</i>	

The DESERVE project: Towards future ADAS functions	308
<i>Matti Kutila, Pasi Pyykönen, Paul van Koningsbruggen, Nereo Pallaro, and Joshué Pérez-Rastelli</i>	

A Comprehensive ASIC/FPGA Prototyping Environment for Exploring Embedded Processing Systems for Advanced Driver Assistance Applications	314
<i>Florian Giesemann, Guillermo Payá-Vayá, Holger Blume, Matthias Limmer, and Werner Ritter</i>	

Development and Design of a Platform for Arbitration and Sharing Control Applications a DESERVE approach -	322
<i>Joshué Pérez-Rastelli, David González, Fawzi Nashashibi, Fabio Tango, Nereo Pallaro, Gwenael Dunand, and André Rolfsmeier</i>	

Vehicle-Hardware-In-The-Loop System for ADAS Prototyping and Validation	329
<i>Clément Galko, Romain Rossi, and Xavier Savatier</i>	

Instruction-Set Extension for an ASIP-based SIFT Feature Extraction	335
<i>Nico Mentzer, Guillermo Payá-Vayá, Holger Blume, Nora von Egloffstein, and Werner Ritter</i>	

Definition of an Embedded Driver Model for Driving Behavior Prediction within the DESERVE Platform	343
<i>Jens Klimke, Philipp Themann, Christoph Klas, and Lutz Eckstein</i>	

Massively Parallel Signal Processing Challenges within a Driver Assistant Prototype Framework - First Case Study Results with a Novel MIMO-Radar	351
<i>Frank Meinel, Martin Kunert, and Holger Blume</i>	

Special Session on “Brain-targeted and brain-inspired computing” 358

Introduction to the Special Session on “Brain-targeted and brain-inspired computing”	358
<i>Christos Strydis</i>	

Neuronal Connectivity Assessment for Epileptic Seizure Prevention: Parallelizing the Generalized Partial Directed Coherence on Many-Core Platforms	359
<i>Georgios Georgis, Dionysios Reisis, Panagiotis Skordilakis, Konstantinos Tsakalis, Ashfaque Bin Shafique, Giorgos Chatzikonstantis, and George Lentaris</i>	

Optimal Mapping of Inferior Olive Neuron Simulations on the Single-Chip Cloud Computer	367
<i>Dimitrios Rodopoulos, Giorgos Chatzikonstantis, Andreas Pantelopoulos, Dimitrios Soudris, Chris I. De Zeeuw, and Christos Strydis</i>	

An analysis of dynamics of CA3b in Hippocampus	375
<i>B. Keshavarz-Hedayati, N. J. Dimopoulos, and A. Babul</i>	



Author Index	384
-------------------------------	-----