

2014 Symposium on VLSI

(VLSI-Technology 2014)

Honolulu, Hawaii, USA
9-12 June 2014



IEEE Catalog Number: CFP14VTS-POD
ISBN: 978-1-4799-3333-4

TABLE OF CONTENTS

1.1 Device and Technology Implications of the Internet of Things (Invited)	1
<i>R. Aitken, V. Chandra, J. Myers, B. Sandhu, L. Shifren, G. Yeric</i>	
1.2 Customer Value Creation in the Information Explosion Era (Invited)	5
<i>K. Shimada</i>	
2.1 A Novel Curved CMOS Image Sensor Integrated with Imaging System	10
<i>K. Itonaga, T. Arimura, K. Matsumoto, G. Kondo, K. Terahata, S. Makimoto, M. Baba, Y. Honda, S. Bori, T. Kai, K. Kasahara, M. Nagano, M. Kimura, Y. Kinoshita, E. Kishida, T. Baba, S. Baba, Y. Nomura, N. Tanabe, N. Kimizuka, Y. Matoba, T. Takachi, E. Takagi, T. Haruta, N. Ikebe, K. Matsuda, T. Niimi, T. Ezaki, T. Hirayama</i>	
2.2 A 10nm Platform Technology for Low Power and High Performance Application Featuring FINFET Devices with Multi Workfunction Gate Stack on Bulk and SOI	12
<i>K.-I. Seo, B. Haran, D. Gupta, D. Guo, T. Standaert, R. Xie, H. Shang, E. Alptekin, D.-I. Bae, G. Bae, C. Boye, H. Cai, D. Chanemougame, R. Chao, K. Cheng, J. Cho, K. Choi, B. Hamieh, J. G. Hong, T. Hook, L. Jang, J. Jung, R. Jung, D. Lee, B. Lherron, R. Kambhampati, B. Kim, H. Kim, K. Kim, T. S. Kim, S.-B. Ko, F. L. Lie, D. Liu, H. Mallela, E. McLellan, S. Mehta, P. Montanini, M. Mottura, J. Nam, S. Nam, F. Nelson, I. Ok, C. Park, Y. Park, A. Paul, C. Prindle, R. Ramachandran, M. Sankarapandian, V. Sardesai, A. Scholze, S.-C. Seo, J. Shearer, R. Southwick, R. Sreenivasan, S. Stieg, J. Strane, X. Sun, M. G. Sung, C. Surisetty, G. Tsutsui, N. Tripathi, R. Vega, C. Waskiewicz, M. Weybright, C.-C. Yeh, H. Bu, S. Burns, D. Canaperi, M. Celik, M. Colburn, H. Jagannathan, S. Kanakasabapathy, W. Kleemeier, L. Liebmann, D. Mcherron, P. Oldiges, V. Paruchuri, T. Spooner, J. Stathis, R. Divakaruni, T. Gow, J. Iacoponi, J. Jenq, R. Sampson, M. Khare</i>	
2.3 14nm FDSOI Technology for High Speed and Energy Efficient Applications	14
<i>O. Weber, E. Josse, F. Andrieu, A. Cros, E. Richard, P. Perreau, E. Baylac, N. Degors, C. Gallon, E. Perrin, S. Chhun, E. Petitprez, S. Delmedico, J. Simon, G. Druais, S. Lasserre, J. Mazurier, N. Guillot, E. Bernard, R. Bianchini, L. Parmigiani, X. Gerard, C. Pribat, O. Gourhant, F. Abbate, C. Gaumer, V. Beugin, P. Gouraud, P. Maury, S. Lagrasta, D. Barge, N. Loubet, R. Beneyton, D. Benoit, S. Zoll, J.-D. Chapon, L. Babaud, M. Bidaud, M. Gregoire, C. Monget, B. Le-Gratiet, P. Brun, M. Mellier, A. Pofelski, L. R. Clement, R. Bingert, S. Puget, J.-F. Kruck, D. Hogue, P. Scheer, T. Poiroux, J.-P. Manceau, M. Rafik, D. Rideau, M.-A. Jaud, J. Lacord, F. Monsieur, L. Grenouillet, M. Vinet, Q. Liu, B. Doris, M. Celik, S. P. Fetterolf, O. Faynot, M. Haond</i>	
2.4 Strained Si_{1-x}Ge_x-on-Insulator PMOS FinFETs with Excellent Sub-Threshold Leakage, Extremely High Short-Channel Performance and Source Injection Velocity for 10nm Node and Beyond	16
<i>P. Hashemi, K. Balakrishnan, A. Majumdar, A. Khakifirooz, W. Kim, A. Baraskar, L. A. Yang, K. Chan, S. U. Engelmann, J. A. Ott, D. A. Antoniadis, E. Leobandung, D.-G. Park</i>	
3.1 Study of the Impact of Charge-Neutrality Level (CNL) of Grain Boundary Interface Trap on Device Variability and P/E Cycling Endurance of 3D NAND Flash Memory	18
<i>W.-C. Chen, H.-T. Lue, Y.-H. Hsiao, X.-W. Lin, J. Huang, Y.-H. Shih, C.-Y. Lu</i>	
3.2 Laser Thermal Anneal of Polysilicon Channel to Boost 3D Memory Performance	20
<i>J. G. Lisoni, A. Arreghini, G. Congedo, M. Toledano-Luque, I. Toqué-Tresonne, K. Huet, E. Capogreco, L. Liu, C.-L. Tan, R. Degraeve, G. Van den bosch, J. Van Houdt</i>	
3.3 Ultra Thinning Down to 4-μm Using 300-mm Wafer Proven by 40-nm Node 2Gb DRAM for 3D Multi-Stack WOW Applications	22
<i>Y. S. Kim, S. Kodama, Y. Mizushima, N. Maeda, H. Kitada, K. Fujimoto, T. Nakamura, D. Suzuki, A. Kawai, K. Arai, T. Ohba</i>	
3.4 Effect of Traps on Transient Bit-Line Current Behavior in Word-Line Stacked NAND Flash Memory with Poly-Si Body	24
<i>H.-J. Kang, M.-K. Jeong, S.-M. Joe, J.-H. Seo, S.-K. Park, S. H. Jin, B.-G. Park, J.-H. Lee</i>	
4.1 An InGaAs/InP Quantum Well FinFet Using the Replacement Fin Process Integrated in an RMG Flow on 300mm Si Substrates	26
<i>N. Waldron, C. Merckling, W. Guo, P. Ong, L. Teugels, S. Ansar, D. Tsvetanova, F. Sebaai, D. H. van Dorp, A. Milenin, D. Lin, L. Nyns, J. Mitard, A. Pourghaderi, B. Douhard, O. Richard, H. Bender, G. Boccardi, M. Caymax, M. Heyns, W. Vandervorst, K. Barla, N. Collaert, A. V.-Y. Thean</i>	
4.2 III-V Single Structure CMOS by Using Ultrathin Body InAs/GaSb-OI Channels on Si	28
<i>M. Yokoyama, H. Yokoyama, M. Takenaka, S. Takagi</i>	
4.3 Sub-100 nm Regrown S/D Gate-Last In_{0.7}Ga_{0.3}As QW MOSFETs with $\mu_{n,eff} > 5,500$ cm²/V-s	30
<i>C.-S. Shin, W.-K. Park, S. H. Shin, Y. D. Cho, D. H. Ko, T.-W. Kim, D. H. Koh, H. M. Kwon, R. J. W. Hill, P. Kirsch, W. Maszara, D.-H. Kim</i>	
4.4 High Performance InGaAs-on-Insulator MOSFETs on Si by Novel Direct Wafer Bonding Technology Applicable to Large Wafer Size Si	32
<i>S. H. Kim, Y. Ikku, M. Yokoyama, R. Nakane, J. Li, Y. C. Kao, M. Takenaka, S. Takagi</i>	

5.1 A High-Density Logic CMOS Process Compatible Non-Volatile Memory for Sub-28nm Technologies (Invited)	34
<i>R. S.-J. Shen, M.-Y. Wu, H.-M. Chen, C. C.-H. Lu</i>	
5.2 Embedded STT-MRAM for Energy-Efficient and Cost-Effective Mobile Systems (Invited)	36
<i>S. H. Kang</i>	
5.3 Flash-Based Nonvolatile Programmable Switch for Low-Power and High-Speed FPGA by Adjacent Integration of MONOS/Logic and Novel Programming Scheme	38
<i>K. Zaitso, K. Tatsumura, M. Matsumoto, M. Oda, S. Fujita, S. Yasuda</i>	
5.4 Anti-Fuse Memory Array Embedded in 14nm FinFET CMOS with Novel Selector-Less Bit-Cell Featuring Self-Rectifying Characteristics	40
<i>Y. Liu, M. H. Chi, A. Mittal, G. Aluri, S. Uppal, P. Paliwoda, E. Banghart, K. Korablev, B. Liu, M. Nam, M. Eller, S. Samavedam</i>	
5.5 Demonstration of Fully Functional 8Mb Perpendicular STT-MRAM Chips with Sub-5ns Writing for Non-Volatile Embedded Memories	42
<i>G. Jan, L. Thomas, S. Le, Y.-J. Lee, H. Liu, J. Zhu, R.-Y. Tong, K. Pi, Y.-J. Wang, D. Shen, R. He, J. Haq, J. Teng, V. Lam, K. Huang, T. Zhong, T. Torng, P.-K. Wang</i>	
6.1 Simple Gate Metal Anneal (SIGMA) Stack for FinFET Replacement Metal Gate Toward 14nm and Beyond	44
<i>T. Ando, B. Kannan, U. Kwon, W. L. Lai, B. P. Linder, E. A. Cartier, R. Haight, M. Copel, J. Bruley, S. A. Krishnan, V. Narayanan</i>	
6.2 Highly Scalable Bulk FinFET Devices with Multi-V_T Options by Conductive Metal Gate Stack Tuning for the 10-nm Node and Beyond	46
<i>L.-Å. Ragnarsson, S. A. Chew, H. Dekkers, M. Toledano Luque, B. Parvais, A. De Keersgieter, K. Devriendt, A. Van Ammel, T. Schram, N. Yoshida, A. Phatak, K. Han, B. Colombeau, A. Brand, N. Horiguchi, A. V.-Y. Thean</i>	
6.3 Performance and Reliability of High-Mobility $Si_{0.55}Ge_{0.45}$ p-Channel FinFETs Based on Epitaxial Cladding of Si Fins	48
<i>H. Mertens, R. Ritzenthaler, A. Hikavvy, J. Franco, J. W. Lee, D. P. Brunco, G. Eneman, L. Witters, J. Mitard, S. Kubicek, K. Devriendt, D. Tsvetanova, A. P. Milenin, C. Vrancken, J. Geypen, H. Bender, G. Groeseneken, W. Vandervorst, K. Barla, N. Collaert, N. Horiguchi, A. V.-Y. Thean</i>	
6.4 III-V CMOS Devices and Circuits with High-Quality Atomic-Layer-Epitaxial $La_2O_3/GaAs$ Interface	50
<i>L. Dong, X. W. Wang, J. Y. Zhang, X. F. Li, X. B. Lou, N. Conrad, H. Wu, R. G. Gordon, P. D. Ye</i>	
6.5 A Novel Metallic Complex Reaction Etching for Transition Metal and Magnetic Material by Low-Temperature and Damage-Free Neutral Beam Process for Non-Volatile MRAM Device Applications	52
<i>X. Gu, Y. Kikuchi, T. Nozawa, S. Samukawa</i>	
6.6 Record I_{on} (0.50 mA/μm at $V_{DD} = 0.5$ V and $I_{off} = 100$ nA/μm) 25 nm-Gate-Length $ZrO_2/InAs/InAlAs$ MOSFETs	54
<i>S. Lee, V. Chobpattana, C.-Y. Huang, B. J. Thibeault, W. Mitchell, S. Stemmer, A. C. Gossard, M. J. W. Rodwell</i>	
7.1 Paper Memory by All Printing Technology	56
<i>D.-H. Lien, Z.-K. Kuo, T.-H. Huang, Y.-C. Liao, S.-C. Lee, J.-H. He</i>	
7.2 A Highly Scalable STT-MRAM Fabricated by a Novel Technique for Shrinking a Magnetic Tunnel Junction with Reducing Processing Damage	58
<i>Y. Iba, A. Takahashi, A. Hatada, M. Nakabayashi, C. Yoshida, Y. Yamazaki, K. Tsunoda, T. Sugii</i>	
7.3 Verification on the Extreme Scalability of STT-MRAM without Loss of Thermal Stability below 15 nm MTJ Cell	60
<i>J. H. Kim, W. C. Lim, U. H. Pi, J. M. Lee, W. K. Kim, J. H. Kim, K. W. Kim, Y. S. Park, S. H. Park, M. A. Kang, Y. H. Kim, W. J. Kim, S. Y. Kim, J. H. Park, S. C. Lee, Y. J. Lee, J. M. Yoon, S. C. Oh, S. O. Park, S. Jeong, S. W. Nam, H. K. Kang, E. S. Jung</i>	
7.4 Comprehensive Statistical Investigation of STT-MRAM Thermal Stability	62
<i>K. Hofmann, K. Knobloch, C. Peters, R. Allinger</i>	
7.5 A Copper ReRAM Cell for Storage Class Memory Applications	64
<i>S. Sills, S. Yasuda, J. Strand, A. Calderoni, K. Aratani, A. Johnson, N. Ramaswamy</i>	
8.1 First Demonstration of Strained SiGe Nanowires TFETs with I_{ON} beyond 700μA/μm	66
<i>A. Villalon, C. Le Royer, P. Nguyen, S. Barraud, F. Glowacki, A. Revelant, L. Selmi, S. Cristoloveanu, L. Tosti, C. Vizioz, J.-M. Hartmann, N. Bernier, B. Prévitali, C. Tabone, F. Allain, S. Martinie, O. Rozeau, M. Vinet</i>	
8.2 Band-to-Band Tunneling Current Enhancement Utilizing Isoelectronic Trap and its Application to TFETs	68
<i>T. Mori, Y. Morita, N. Miyata, S. Migita, K. Fukuda, M. Masahara, T. Yasuda, H. Ota</i>	
8.3 Deep Insights into Low Frequency Noise Behavior of Tunnel FETs with Source Junction Engineering	70
<i>Q. Huang, R. Huang, C. Chen, C. Wu, J. Wang, C. Wang, Y. Wang</i>	

8.4 Investigation of In_xGa_{1-x}As FinFET Architecture with Varying Indium (x) Concentration and Quantum Confinement	72
<i>V. T. Arun, N. Agrawal, G. Lavallee, M. Cantoro, S.-S. Kim, D.-W. Kim, S. Datta</i>	
8.5 Time-Dependent Variation: A New Defect-Based Prediction Methodology	74
<i>M. Duan, J. F. Zhang, Z. Ji, W. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, A. Thean, G. Groeseneken, A. Asenov</i>	
9.1 Ge CMOS: Breakthroughs of nFETs ($I_{max}=714$ mA/mm, $g_{max}=590$ mS/mm) by Recessed Channel and S/D	76
<i>H. Wu, M. Si, L. Dong, J. Zhang, P. D. Ye</i>	
9.2 The Demonstration of Colossal Magneto-Capacitance and "Negative" Capacitance Effect with the Promising Characteristics of Jg-EOT and Transistor's Performance on Ge (100) n-FETs by the Novel Magnetic Gate Stack Scheme Design	78
<i>M.-H. Liao, S. C. Huang, C. Y. Liu, P. G. Chen, S. C. Kao, C. Lien</i>	
9.3 Undoped Ge_{0.92}Sn_{0.08} Quantum Well PMOSFETs on (001), (011) and (111) Substrates with <i>In Situ</i> Si₂H₆ Passivation: High Hole Mobility and Dependence of Performance on Orientation	80
<i>M. Liu, G. Han, Y. Liu, C. Zhang, H. Wang, X. Li, J. Zhang, B. Cheng, Y. Hao</i>	
9.4 Demonstration of Ge pMOSFETs with 6 Å EOT Using TaN/ZrO₂/Zr-cap/n-Ge(100) Gate Stack Fabricated by Novel Vacuum Annealing and In-Situ Metal Capping Method	82
<i>Y. Shin, W. Chung, Y. Seo, C.-H. Lee, D. K. Sohn, B. J. Cho</i>	
10.1 Analog, RF, and ESD Device Challenges and Solutions for 14nm FinFET Technology and Beyond	84
<i>J. Singh, C. Jerome, A. Wei, R. Miller, B. Arnaud, C. Lili, H. Zang, P. Kasun, P. Manjunatha, S. Biswanath, A. Kumar, S. M. Pandey, N. M. Iyer, A. Mittal, R. Carter, L. Zhao, E. Manfred, S. Samavedam</i>	
10.2 Novel Critical Path Aware Transistor Optimization for Mobile SoC Device-Circuit Co-Design	86
<i>N. N. Mojumder, S. C. Song, J. Wang, K. Lin, K. Rim, J. Xu, G. Yeap</i>	
10.3 Group IV Channels for 7nm FinFETs: Performance for SoCs Power and Speed Metrics	88
<i>M. Garcia Bardon, P. Raghavan, G. Eneman, P. Schuddinck, M. Dehan, A. Mercha, A. Thean, D. Verkest, A. Steegen</i>	
10.4 High Performance Mobile SoC Design and Technology Co-Optimization to Mitigate High-K Metal Gate Process Induced Variations	90
<i>S. Yang, L. Ge, J. Lin, M. Han, D. Yang, J. Wang, K. Mahmood, T. Song, D. Yuan, D. Seo, M. Pedrali-Noy, D. Alladi, S. Wadhwa, X. Bai, L. Dai, S. S. Yoon, E. Terzioglu, S. Bazarjani, G. Yeap</i>	
11.1 A Double-Density Dual-Mode Phase Change Memory Using a Novel Background Storage Scheme	92
<i>J. Y. Wu, M. H. Lee, W. S. Khwa, H. C. Lu, H. P. Li, Y. Y. Chen, M. BrightSky, T. S. Chen, T. Y. Wang, R. Cheek, H. Y. Cheng, E. K. Lai, Y. Zhu, H. L. Lung, C. Lam</i>	
11.2 Towards the Integration of Both ROM and RAM Functions Phase Change Memory Cells on a Single Die for System-On-Chip (SOC) Applications	94
<i>H. L. Lung, M. BrightSky, W. C. Chien, J. Y. Wu, S. Kim, W. Kim, H. Y. Cheng, Y. Zhu, T. Y. Wang, R. Cheek, R. Bruce, C. Lam</i>	
11.3 23% Faster Program and 40% Energy Reduction of Carbon Nanotube Non-Volatile Memory with over 10¹¹ Endurance	96
<i>S. Ning, T. O. Iwasaki, K. Shimomura, K. Johguchi, G. Rosendale, M. Manning, D. Viviani, T. Rueckes, K. Takeuchi</i>	
11.4 Surface-Controlled Ultrathin (2 nm) Poly-Si Channel Junctionless FET towards 3D NAND Flash Memory Applications	98
<i>J. K. Park, S.-Y. Kim, K.-H. Lee, S. H. Pyi, S.-H. Lee, B. J. Cho</i>	
12.1 Spatial Mapping of Non-Uniform Time-to-Breakdown and Physical Evidence of Defect Clustering	100
<i>E. Y. Wu, B. Li, J. H. Stathis, B. Linder, T. Shaw</i>	
12.2 Device-Level PBTI-Induced Timing Jitter Increase in Circuit-Speed Random Logic Operation	102
<i>J. W. Lu, C. Vaz, J. P. Campbell, J. T. Ryan, K. P. Cheung, G. F. Jiao, G. Bersuker, C. D. Young</i>	
12.3 Physics Based PBTI Model for Accelerated Estimation of 10 Year Lifetime	104
<i>S. Zafar, A. Kerber, R. Muralidhar</i>	
12.4 The Experimental Demonstration of the BTI-Induced Breakdown Path in 28nm High-k Metal Gate Technology CMOS Devices	106
<i>E. R. Hsieh, P. Y. Lu, S. S. Chung, K. Y. Chang, C. H. Liu, J. C. Ke, C. W. Yang, C. T. Tsai</i>	
13.1 Bottom Oxidation through STI (BOTS) - A Novel Approach to Fabricate Dielectric Isolated FinFETs on Bulk Substrates	108
<i>K. Cheng, S. Seo, J. Faltermeier, D. Lu, T. Standaert, I. Ok, A. Khakifirooz, R. Vega, T. Levin, J. Li, J. Demarest, C. Surisetty, D. Song, H. Utomo, R. Chao, H. He, A. Madan, P. DeHaven, N. Klymko, Z. Zhu, S. Naczas, Y. Yin, J. Kuss, A. Jacob, D. Bae, K. Seo, W. Kleemeier, R. Sampson, T. Hook, B. Haran, G. Gifford, D. Gupta, H. Shang, H. Bu, M. Na, P. Oldiges, T. Wu, B. Doris, K. Rim, E. Nowak, R. Divakaruni, M. Khare</i>	

13.2 15nm-W_{FIN} High-Performance Low-Defectivity Strained-Germanium pFinFETs with Low Temperature STI-Last Process	110
<i>J. Mitard, L. Witters, R. Loo, S. H. Lee, J. W. Sun, J. Franco, L.-Å. Ragnarsson, A. Brand, X. Lu, N. Yoshida, G. Eneman, D. P. Brunco, M. Vorderwestner, P. Storck, A. P. Milenin, A. Hikavy, N. Waldron, P. Favia, D. Vanhaeren, A. Vanderheyden, R. Olivier, H. Mertens, H. Arimura, S. Sonja, C. Vrancken, H. Bender, P. Eyben, K. Barla, S.-G. Lee, N. Horiguchi, N. Collaert, A. V.-Y. Thean</i>	
13.3 Advanced RMG Module to Improve AC/DC Performance for 14nm FinFETs and Beyond	112
<i>M. Togo, M. Joshi, H. V. Meer, Y. Liu, C. Yong, B. Liu, X. He, X. Wu, S. Y. Mun, X. Zhang, D. Konduparthi, J. Lian, G. Bohra, W. H. Tong, C. Y. Xiao, D. Triyoso, E. Banghart, S. M. Pandey, A. Wei, R. Pal, R. Carter, M. H. Nam, M. Eller, S. Samavedam</i>	
13.4 Lowest Variability SOI FinFETs Having Multiple V_t by Back-Biasing	114
<i>T. Matsukawa, K. Fukuda, Y. X. Liu, K. Endo, J. Tsukada, H. Yamauchi, Y. Ishikawa, S. O'uchi, W. Mizubayashi, S. Migita, Y. Morita, H. Ota, M. Masahara</i>	
13.5 Thermally Robust CMOS-Aware Ge MOSFETs with High Mobility at High-Carrier Densities on a Single Orientation Ge Substrate	116
<i>C. H. Lee, C. Lu, T. Nishimura, K. Nagashio, A. Toriumi</i>	
13.6 Demonstration of Ultimate CMOS Based on 3D Stacked InGaAs-OI/SGOI Wire Channel MOSFETs with Independent Back Gate	118
<i>T. Irisawa, K. Ikeda, Y. Moriyama, M. Oda, E. Mieda, T. Maeda, T. Tezuka</i>	
14.1 Applying a Redundancy Scheme to Address Post-Assembly Yield Loss in 3D FPGAs (Invited)	120
<i>R. C. Camarota, J. Wong, H. Liu, P. McGuire</i>	
14.2 TSV Technology and Challenges for 3D Stacked DRAM (Invited)	122
<i>C. H. Lee, S. Kim, H. Jun, K. W. Kim, S. J. Hong</i>	
14.3 A High-Performance Low-Cost Chip-on-Wafer Package with Sub-μm Pitch Cu RDL	124
<i>W. S. Liao, C. C. Chiang, W. M. Wu, C. H. Fan, S. L. Chiu, C. C. Chiu, T. Y. Chen, C. C. Hsieh, H. Y. Chen, H. Y. Lo, L. C. Huang, T. J. Wu, W. C. Chiou, S. Y. Hou, S. P. Jeng, D. Yu</i>	
14.4 Low-Loss Silicon Interposer for Three-Dimensional System Integration with Embedded Microfluidic Cooling	126
<i>P. A. Thadesar, L. Zheng, M. S. Bakir</i>	
14.5 A Novel Capacitive-Coupled Floating Gate Antenna Protection Design and its Application to Prevent In-Process Charging Effects for 3D NAND Flash Memory	128
<i>H.-T. Lue, T.-H. Yeh, K.-P. Chang, T.-H. Hsu, Y.-H. Shih, C.-Y. Lu</i>	
15.1 Role of the Ta Scavenger Electrode in the Excellent Switching Control and Reliability of a Scalable Low-Current Operated TiN/Ta₂O₅/Ta RRAM Device	130
<i>L. Goux, A. Fantini, A. Redolfti, C. Y. Chen, F. F. Shi, R. Degraeve, Y. Y. Chen, T. Witters, G. Groeseneken, M. Jurczak</i>	
15.2 Utilizing Sub-5 nm Sidewall Electrode Technology for Atomic-Scale Resistive Memory Fabrication	132
<i>K.-S. Li, C. Ho, M.-T. Lee, M.-C. Chen, C.-L. Hsu, J. M. Lu, C. H. Lin, C. C. Chen, B. W. Wu, Y. F. Hou, C. Y. Lin, Y. J. Chen, T. Y. Lai, M. Y. Li, I. Yang, C. S. Wu, F.-L. Yang</i>	
15.3 Tailoring Switching and Endurance / Retention Reliability Characteristics of HfO₂ / Hf RRAM with Ti, Al, Si Dopants	134
<i>Y. Y. Chen, R. Roelofs, A. Redolfti, R. Degraeve, D. Crotti, A. Fantini, S. Klima, B. Govoreanu, M. Komura, L. Goux, L. Zhang, A. Belmonte, Q. Xie, J. Maes, G. Pourtois, M. Jurczak</i>	
15.4 A 1TnR Array Architecture Using a One-Dimensional Selection Device	136
<i>C. Ahn, Z. Jiang, C.-S. Lee, H.-Y. Chen, J. Liang, L. S. Liyanage, H.-S. P. Wong</i>	
15.5 NbO₂-Based Low Power and Cost Effective 1S1R Switching for High Density Cross Point ReRAM Application	138
<i>W. G. Kim, H. M. Lee, B. Y. Kim, K. H. Jung, T. G. Seong, S. Kim, H. C. Jung, H. J. Kim, J. H. Yoo, H. D. Lee, S. G. Kim, S. Chung, K. J. Lee, J. H. Lee, H. S. Kim, S. H. Lee, J. Yang, Y. Jeon, R. S. Williams</i>	
16.1 Impact of Contact and Local Interconnect Scaling on Logic Performance (Invited)	140
<i>S. Datta, R. Pandey, A. Agrawal, S. K. Gupta, R. Arghavani</i>	
16.2 Process Technology Scaling in an Increasingly Interconnect Dominated World (Invited)	142
<i>J. S. Clarke, C. George, C. Jezewski, A. M. Caro, D. Michalak, J. Torres</i>	
16.3 What Can We Do About Barrier Layer Scaling to 5 nm Node Technology? (Invited)	144
<i>J. Koike</i>	
16.4 In-Situ Contact Formation for Ultra-Low Contact Resistance NiGe Using Carrier Activation Enhancement (CAE) Techniques for Ge CMOS	146
<i>H. Miyoshi, T. Ueno, K. Akiyama, Y. Hirota, T. Kaitsuka</i>	
16.5 3D CMOS-MEMS Stacking with TSV-Less and Face-to-Face Direct Metal Bonding	148
<i>S. L. Chua, A. Razzaq, K. H. Wee, K. H. Li, H. Yu, C. S. Tan</i>	

17.1 IoT Design Space Challenges: Circuits and Systems (Invited)	150
<i>D. Blaauw, D. Sylvester, P. Dutta, Y. Lee, I. Lee, S. Bang, Y. Kim, G. Kim, P. Pannuto, Y.-S. Kuo, D. Yoon, W. Jung, Z. Foo, Y.-P. Chen, S. Oh, S. Jeong, M. Choi</i>	
17.2 Chip Package Interaction with Fine Pitch Cu Pillar Bump Using Mass Reflow and Thermal Compression Bonding Assembly Process for 20nm/16nm and Beyond	152
<i>L. Zhao, A. Bao, Y. Sun, C.-J. Chen, S. Tsai, K. Lee, X. Zhang, D. Perry, T. Kalleberg, M. Han, S. Bezuk, G. Yeap</i>	
17.3 Ultralow-Voltage Design and Technology of Silicon-on-Thin-Buried-Oxide (SOTB) CMOS for Highly Energy Efficient Electronics in IoT Era (Invited)	154
<i>S. Kamohara, N. Sugii, Y. Yamamoto, H. Makiyama, T. Yamashita, T. Hasegawa, S. Okanishi, H. Yanagita, M. Kadoshima, K. Maekawa, H. Mitani, Y. Yamagata, H. Oda, Y. Yamaguchi, K. Ishibashi, H. Amano, K. Usami, K. Kobayashi, T. Mizutani, T. Hiramoto</i>	
17.4 Cost and Power/Performance Optimized 20nm SoC Technology for Advanced Mobile Devices	156
<i>G. Nallapati, J. Zhu, J. Wang, J. Y. Sheu, K. L. Cheng, C. Gan, D. Yang, M. Cai, J. Cheng, L. Ge, Y. Chen, R. Bucki, B. Bowers, F. Vang, X. Chen, O. Kwon, S. Yoon, C. C. Wu, P. Chidambaram, M. Cao, J. Fischer, E. Terzioglu, Y. J. Mii, G. Yeap</i>	
18.1 Direct Measurement of the Dynamic Variability of 0.120μm² SRAM Cells in 28nm FD-SOI Technology	158
<i>J. El Husseini, X. Garros, A. Subirats, A. Makosiej, O. Weber, O. Thomas, V. Huard, X. Federspiel, G. Reimbold</i>	
18.2 Ultra-Low Voltage (0.1V) Operation of V_{th} Self-Adjusting MOSFET and SRAM Cell	160
<i>A. Ueda, S.-M. Jung, T. Mizutani, A. Kumar, T. Saraya, T. Hiramoto</i>	
18.3 Systematic Study of RTN in Nanowire Transistor and Enhanced RTN by Hot Carrier Injection and Negative Bias Temperature Instability	162
<i>K. Ota, M. Saitoh, C. Tanaka, D. Matsushita, T. Numata</i>	
18.4 Further Understandings on Random Telegraph Signal Noise through Comprehensive Studies on Large Time Constant Variation and its Strong Correlations to Thermal Activation Energies	164
<i>J. Chen, Y. Higashi, K. Kato, Y. Mitani</i>	
19.1 In_{0.53}Ga_{0.47}As Quantum-Well MOSFET with Source/Drain Regrowth for Low Power Logic Applications	166
<i>X. Zhou, A. Alian, Y. Mols, R. Rooyackers, G. Eneman, D. Lin, T. Ivanov, A. Pourghaderi, N. Collaert, A. Thean</i>	
19.2 Electrostatics and Performance Benchmarking Using All Types of III-V Multi-Gate FinFETs for sub 7nm Technology Node Logic Application	168
<i>R.-H. Baek, D.-H. Kim, T.-W. Kim, C. S. Shin, W. K. Park, T. Michalak, C. Borst, S. C. Song, G. Yeap, R. Hill, C. Hobbs, W. Maszara, P. Kirsch</i>	
19.3 Scaling to 50-nm C-Axis Aligned Crystalline In-Ga-Zn Oxide FET with Surrounded Channel Structure and Its Application for Less-Than-5-nsec Writing Speed Memory	170
<i>Y. Kobayashi, D. Matsubayashi, S. Nagatsuka, Y. Yakubo, T. Atsumi, Y. Shionoiri, S. Hondo, T. Yamamoto, Y. Okazaki, M. Nagai, S. Sasagawa, D. Ito, Y. Hata, T. Hamada, R. Arasawa, K. Hanaoka, M. Sakakura, H. Suzawa, Y. Yamamoto, S. Yamazaki</i>	
19.4 Monolithic Three-Dimensional Integration of Carbon Nanotube FETs with Silicon CMOS	172
<i>M. M. Shulaker, K. Saraswat, H.-S. P. Wong, S. Mitra</i>	
20.1 Statistical Demonstration of Silicide-Like Uniform and Ultra-Low Specific Contact Resistivity Using a Metal/high-k/Si Stack in a Sidewall Contact Test Structure	174
<i>K. Majumdar, R. Clark, K. Ngai, K. Tapily, S. Consiglio, E. Bersch, K. Matthews, E. Stinzianni, Y. Trickett, G. Nakamura, C. Wajda, G. Leusink, H. Chong, V. Kaushik, J. Woicik, C. Hobbs, P. Kirsch</i>	
20.2 The Demonstration of D-SMT Stressor on Si and Ge n-FinFETs	176
<i>M.-H. Liao, P. G. Chen, S. C. Huang, S. C. Kao, C. X. Hung, K. H. Liu, C. Lien, C. Y. Liu</i>	
20.3 Design Methodology of Tri-Gate Poly-Si MOSFETs with 10nm Nanowire Channel to Enhance Short-Channel Performance and Reduce V_{th} & I_d Variability	178
<i>M. Saitoh, K. Ota, C. Tanaka, T. Numata</i>	
20.4 Enhanced Drivability of High-V_{bd} Dual-Oxide-Based Complementary BEOL-FETs for Compact On-Chip Pre-Driver Applications	180
<i>H. Sunamura, N. Inoue, N. Furutake, S. Saito, M. Narihiro, M. Hane, Y. Hayashi</i>	
21.1 Integration of Silicon Photonics in Bulk CMOS	182
<i>R. Meade, J. S. Orcutt, K. Mehta, O. Tehar-Zahav, D. Miller, M. Georgas, B. Moss, C. Sun, Y.-H. Chen, J. Shainline, M. Wade, R. Bafrafi, Z. Sternberg, G. Machavariani, G. Sandhu, M. Popovic, R. Ram, V. Stojanovic</i>	
21.2 Germanium-Tin on Silicon Avalanche Photodiode for Short-Wave Infrared Imaging	184
<i>Y. Dong, W. Wang, X. Xu, X. Gong, D. Lei, Q. Zhou, Z. Xu, S.-F. Yoon, G. Liang, Y.-C. Yeo</i>	
21.3 Advanced 1.1μm Pixel CMOS Image Sensor with 3D Stacked Architecture	186
<i>J. C. Liu, D. N. Yaung, J. J. Sze, C. C. Wang, G. Hung, C. J. Wang, T. H. Hsu, R. J. Lin, T. J. Wang, W. D. Wang, H. Y. Cheng, J. S. Lin, S. J. Tsai, S. T. Tsai, C. C. Chuang, W. I. Hsu, S. Y. Chen, K. C. Huang, W. H. Wu, S. Takahashi, Y. L. Tu, C. S. Tsai, R. L. Lee, W. P. Mo, F. J. Shiu, Y. P. Chao, S. G. Wu</i>	

21.4 High-Q Inductors on Locally Semi-Insulated Si Substrate by Helium-3 Bombardment for RF CMOS Integrated Circuits	188
<i>N. Li, K. Okada, T. Inoue, T. Hirano, Q. Bu, A. T. Narayanan, T. Siriburanon, H. Sakane, A. Matsuzawa</i>	
21.5 Electrical and Reliability Characteristics of a Scaled (~30nm) Tunnel Barrier Selector (W/Ta₂O₅/TaO_x/TiO₂/TiN) with Excellent Performance (JMAX > 107A/cm²)	190
<i>J. Woo, J. Song, K. Moon, J. H. Lee, E. Cha, A. Prakash, D. Lee, S. Lee, J. Park, Y. Koo, C. G. Park, H. Hwang</i>	
21.6 High-Performance MoS₂ Field-Effect Transistors Enabled by Chloride Doping: Record Low Contact Resistance (0.5 kΩμm) and Record High Drain Current (460 μA/μm)	192
<i>L. Yang, K. Majumdar, Y. Du, H. Liu, H. Wu, M. Hatzistergos, P. Y. Hung, R. Tieckelmann, W. Tsai, C. Hobbs, P. D. Ye</i>	
22.1 Lateral and Vertical Scaling Impact on Statistical Performances and Reliability of 10nm TiN/Hf(Al)O/Hf/TiN RRAM Devices	194
<i>A. Fantini, L. Goux, A. Redolfi, R. Degraeve, G. Kar, Y. Y. Chen, M. Jurczak</i>	
22.2 Towards High-Speed, Write-Disturb Tolerant 3D Vertical RRAM Arrays	196
<i>H.-Y. Chen, B. Gao, H. Li, R. Liu, P. Huang, Z. Chen, B. Chen, F. Zhang, L. Zhao, Z. Jiang, L. Liu, X. Liu, J. Kang, S. Yu, Y. Nishi, H.-S. P. Wong</i>	
22.3 Fast Step-Down Set Algorithm of Resistive Switching Memory with Low Programming Energy and Significant Reliability Improvement	198
<i>Y. Meng, X. Y. Xue, Y. L. Song, J. G. Yang, B. A. Chen, Y. Y. Lin, Q. T. Zou, R. Huang, J. G. Wu</i>	
22.4 1T-1R Pillar-Type Topological-Switching Random Access Memory (TRAM) and Data Retention of GeTe/Sb₂Te₃ Super-Lattice Films	200
<i>M. Tai, T. Ohyanagi, M. Kinoshita, T. Morikawa, K. Akita, S. Kato, H. Shirakawa, M. Araidai, K. Shiraishi, N. Takaura</i>	
22.5 A Fast and Low-Voltage Cu Complementary-Atom-Switch 1Mb Array with High-Temperature Retention	202
<i>N. Banno, M. Tada, T. Sakamoto, M. Miyamura, K. Okamoto, N. Iguchi, T. Nohisa, H. Hada</i>	
Author Index	