

2014 24th International Conference on Field Programmable Logic and Applications

(FPL 2014)

**Munich, Germany
2-4 September 2014**



**IEEE Catalog Number: CFP14623-POD
ISBN: 978-1-4799-3362-4**

Table of Content

PhD-Forum Poster Presentation

Biomedical Image Processing and Reconstruction with Dataflow Computing on FPGAs ****
Frederik Gruell and Udo Kobschull

FPGA Implementation of Low-Power Split-Radix FFT Processors ****
Zhuo Qian, Martin Margala, Nasibeh Nasiri and Oren Segal

Efficient Multi-Standard Cognitive Radios on FPGAs ****
Thinh Hung Pham and Suhaib A. Fahmy

Using High Level Knowledge to Enhance Data Channels in FPGA Streaming Systems ****
Marlon Wijeyasinghe and David Thomas

A Combination of Multi-Edge Coding and Independent Coding Lines for Time-to-Digital Conversion ****
Dominik Sondej and Ryszard Szplet

Session T1a

Architecture and Technology:

Error Correction, Fault Tolerance and Security

FPGA Implementation of a Multi-Algorithm Parallel FEC for SDR Platforms ****
Zhenzhi Wu, Zheng Yang, Qingying Wang, Wie Zhou and Dake Liu

Achieving Low-overhead Fault Tolerance for Parallel Accelerators with Dynamic Partial ****
Reconfiguration
James Davis and Peter Cheung

Multi-directional Error Correction Schemes for SRAM-based FPGAs ****
Shyamsundar Venkataraman, Rui Santos, Sidharth Maheshwari and Akash Kumar

Robust and Flexible FPGA-based Digital PUF ****
Teng Xu and Miodrag Potkonjak

Session T1b

Applications and Benchmarks: Algorithms and Acceleration

High-Throughput Implementation of a Million-Point Sparse Fourier Transform ****
Abhinav Agarwal, Haitham Hassanieh, Omid Abari, Ezz Hamed, Dina Katabi and Arvind

Power-efficient Re-gridding Architecture for Accelerating Non-uniform Fast Fourier Transform****
Umer Cheema, Gregory Nash, Rashid Ansari and Ashfaq Khokhar

Radix-4 and Radix-8 Booth Encoded Interleaved Modular Multipliers Over General Fp****
Khalid Javeed and Xiaojun Wang

Dataflow Acceleration of Krylov Subspace Sparse Banded Problems****
Pavel Burovskiy, Stephen Girdlestone, Craig Davies, Spencer J Sherwin and Wayne Luk

Session T1c

Design Methods and Tools: Synthesis and Monitoring

Hardware System Synthesis from Domain-specific Languages****
Nithin George, Hyoukjoong Lee, David Novo, Tiark Rompf, Kevin Brown, Arvind Sujeeth, Martin Odersky

Evolutionary On-line Synthesis of Hardware Accelerators for Software Modules in Reconfigurable****
Embedded Systems
Roland Dobai

Tile-based Bottom-up Compilation of Custom Mesh-of-FUs FPGA Overlays****
Davor Capalija and Tarek Abdelrahman

Method for Dynamic Power Monitoring on FPGAs****
Mohamad Najem, Pascal Benoit, Florent Bruguier, Gilles Sassatelli and Lionel Torres

Poster Session PS1

Architecture and Technology

Hardware Conversion of Neural Networks Simulation Models for Neural Processing Accelerator****
Implemented as FPGA-based SoC
Marcin Pietras

Enabling SRAM-PUFs on Xilinx FPGAs****
Alexander Wild and Tim Güneysu

A Bit-interleaved Embedded Hamming Scheme to Correct Single-bit and Multi-bit Upsets for SRAM-****
based FPGAs
Shyamsundar Venkataraman, Rui Santos, Anup Das and Akash Kumar

A Fast and Scalable FPGA Damage Diagnostic Service for R3TOS Using BIST Cloning Technique****
Ali Ebrahim, Xabier Iturbe and Tughrul Arslan

Ultrasmall: The Smallest MIPS Soft Processor****
Hiroshi Nakatsuka, Yuichiro Tanaka, Thiem V. Chu, Shinya Takamaeda-Yamazaki and Kenji Kise

A Soft-core Processor for Finite Field Arithmetic with a Variable Word Size Accelerator****

Aiko Iwasaki, Keisuke Dohi, Yuichiro Shibata, Kiyoshi Oguri and Ryuichi Harasawa

Improve Defect Tolerance in a Cluster of a SRAM-based Mesh of Cluster FPGA using Hardware****
Redundancy

Adrien Blanchardon, Roselyne Chotin-Avot, Habib Mehrez and Emna Amouri

Aging Effects in FPGAs: An Experimental Analysis****

Abdulazim Amouri, Florent Bruguier, Saman Kiamehr, Pascal Benoit, Lionel Torres and Mehdi Tahoori

Efficient Implementation of a Single-Precision Floating-Point Arithmetic Unit on FPGA****

Wilson Maltez, Ana Rita Silva, Horacio Neto and Mário Véstias

Run-Time Accelerator Binding for Tile-based Mixed-grained Reconfigurable Architectures****

Cláudio Diniz, Muhammad Shafique, Sergio Bampi and Jörg Henkel

Scalable Parallel Architecture for Singular Value Decomposition of Large Matrices****

Unai Martinez-Corral, Koldo Basterretxea and Iñaki Bidosola

A Dynamically Adaptable Bus Architecture for Trading-off Among Performance, Consumption and****
Dependability in Cyber-Physical Systems

Juan Valverde, Alfonso Rodriguez, Julio Camarero, Jorge Portilla, Eduardo de La Torre and Teresa Riesgo

Achieving Portability and Efficiency over Chip Heterogeneous Multiprocessor Systems****

Eugene Cartwright, Alborz Sadeghian, Sen Ma and David Andrews

Multi-FPGA Reconfigurable System for Accelerating MATLAB Simulations****

Muhammed Al Kadi, Max Ferger, Volker Stegemann, Michael Hübner

MAPC: Memory Access Pattern Based Controller****

Tassadaq Hussain, Oscar Palomar, Osman Unsal, Adrián Cristal, Eduard Ayguade and Mateo Valero

Asynchronously Assisted FPGA Architecture for Variability****

Hock Soon Low, Delong Shang, Fei Xia and Alex Yakovlev

Session T2a

Architecture and Technology: Communication and Performance

HyPER: A Runtime Reconfigurable Architecture for Monte Carlo Option Pricing in the Heston Model****

Christian Brugger, Christian de Schryver and Norbert When

An Efficient and Flexible Host-FPGA PCIe Communication Library****

Jian Gong, Tao Wang, Jiahua Chen, Haoyang Wu, Fan Ye, Songwu Lu and Jason Cong

A Logic Cell Architecture Exploiting the Shannon Expansion for the Reduction of Configuration****
Memory

Qian Zhao, Kyosei Yanagida, Motoki Amagasaki, Masahiro Iida, Morihiko Kuga and Toshinori Sueyoshi

A Semi-supervised Modeling Approach for Performance Characterization of FPGA Architectures^{****}
Liqun Yang, Haigang Yang, Wei Li, Zhihua Li, Zhihong Huang and Colin Yu Lin

Session T2b

Applications and Benchmarks: Algorithms Parallelization

A Highly-efficient and Green Data Flow Engine for Solving Euler Atmospheric Equations^{****}
Lin Gan, Haohuan Fu, Wayne Luk, Chao Yang, Wei Xue, Oskar Mencer, Xiaomeng Huang and Guangwen Yang

An Efficient FPGA-based Hardware Framework for Natural Feature Extraction and Related Computer Vision Tasks^{****}
Matthias Pohl, Michael Schäferling and Gundolf Kiefer

An Efficient Sparse Conjugate Gradient Solver Using a Benes Permutation Network^{****}
Paul Grigoras, Gary Chow, Pavel Burovskiy and Wayne Luk

Efficient 3D Triangulation in Hardware for Dense Structure-from-Motion in Low-Speed Automotive Scenarios^{****}
Stefan Wonneberger, Max Koehler, Wojciech Derendarz, Thorsten Graf and Rolf Ernst

Session T2c

Design Methods and Tools: Efficient Design

Pipelined Reconfigurable Multiplication with Constants on FPGAs^{****}
Konrad Möller, Martin Kumm, Marco Kleinlein and Peter Zipf

Comparing Soft and Hard Vector Processing in FPGA-based Embedded Systems^{****}
Soh Jun Jie and Nachiket Kapre

Pipelined Compressor Tree Optimization using Integer Linear Programming^{****}
Martin Kumm and Peter Zipf

Using Buffer-to-BRAM Mapping Approaches to Trade-off Throughput vs. Memory^{****}
Jasmina Vasiljevic and Paul Chow

Poster Session PS2

Applications and Benchmarks

Experimental Multi-FPGA GNSS Receiver Platform^{****}
Fabio Garzia, Alexander Ruegamer, Robert Koch, Philipp Neumaier, Ekaterina Serezhkina, Matthias Overbeck and Guenther Rohmer

RAM-based Hardware Accelerator for Network Data Anonymization****

Fumito Yamaguchi, Kanae Matsui and Hiroaki Nishi

Heterogeneous Dataflow Architectures for FPGA-based Sparse LU Factorization****

Siddhartha - and Nachiket Kapre

An FPGA Sliding Window-based Architecture Harris Corner Detector****

Alexandru Amaricai, Constantina Elena Gavrilu and Oana Boncalo

Accelerate NDN Name Lookup using FPGA: Challenges and a Scalable Approach****

Yanbiao Li, Dafang Zhang, Xian Yu, Wei Liang, Jing Long and Hong Qiao

FPGA Acceleration of Short Read Mapping Based on Sort and Parallel Comparison****

Youkou Sogabe and Tsutomu Maruyama

FPGA Acceleration of SAT/Max-SAT Solving using Variable-way Cache****

Kenji Kanazawa and Tsutomu Maruyama

An FPGA-optimized Architecture of Horn and Schunck Optical Flow Algorithm for Real-Time****
Applications

Michael Kunz, Alexander Ostrowski and Peter Zipf

Low-cost Multiplier Based FPU for Embedded Processing on FPGA****

Bogdan Pasca

THOR - The Hardware Onion Router****

Tim Güneysu, Francesco Regazzoni, Marcin Wojcik and Pascal Sasdrich

Simplification and Hardware Implementation of the Feature Descriptor Vector Calculation in the SIFT****
Algorithm

*Pablo Leyva, Gines Domenech-Asensi, Javier Garrigos, Julio Illade-Quinteiro, Victor Brea, Paula Lopez
and Diego Cabello*

High-Throughput Channel Tracking for JTRS Wireless Channel Emulation****

Dajung Lee, Janarбек Matai and Ryan Kastner

Particle Filtering-based Maximum Likelihood Estimation for Financial Parameter Estimation****

Jinzhe Yang, Binghuan Lin, Wayne Luk and Terence Nahar

A High Performance Alternating Projections Image Demosaicing Hardware****

Hasan Azgin, Serkan Yaliman and Ilker Hamzaoglu

A Scalable, High-Performance Customized Priority Queue****

Jason Cong, Muhuan Huang and Kevin Lim

Privacy Preserving Large Scale DNA Readmapping in MapReduce Framework using FPGA****

Lei Xu, Hanyee Kim, Weidong Shi, Taeweon Suh and Xi Wang

Session W1a

Survey, Trends and Education

Survey of Open Source Processors for FPGAs^{****}

Rui Jia, Colin Yu Lin, Zhenhong Guo, Rui Chen, Fei Wang, Tongqiang Gao and Haigang Yang

Trends of CPU, GPU and FPGA for High-Performance Computing^{****}

Mário Véstias and Horacio Neto

An Empirical Evaluation of High-Level Synthesis Languages and Tools for Database Acceleration^{****}

Oriol Arcas-Abella, Geoffrey Ndu, Nehir Sonmez, Mohsen Ghasempour, Adria Armejach, Javier Navaridas, Wei Song, John Mawer, Adrian Cristal, Mikel Lujan

Session W1b

Architecture and Technology: Coarse Grained Architecture and Memory

TransPar: Transformation Based Dynamic Parallelism for Low Power CGRAs^{****}

Syed Mohammad Asad Hassan Jafri, Masoud Daneshtalab, Kolin Paul, Ahmed Hemani, Hannu Tenhunen, Guillermo Serreno and Naeem Abbas

Body Bias Control for a Coarse Grained Reconfigurable Accelerator Implemented with Silicon on Thin BOX Technology^{****}

Honlian Su, Yu Fujita and Hideharu Amano

Caching Memcached at Reconfigurable Network Interface^{****}

Eric Fukuda, Hiroaki Inoue, Takashi Takenaka, Dahoo Kim, Tsunaki Sadahisa, Tetsuya Asai and Masato Motomura

Session W1c

Design Methods and Tools: OS and Runtime Scheduling

The LEAP FPGA Operating System^{****}

Kermin Fleming, Michael Adler, Hsin-Jung Yang and Joel Emer

Heterogeneous Heartbeats: A Framework for the Dynamic Management of Autonomous SoCs^{****}

Shane Fleming and David Thomas

Modulo SDC Scheduling with Recurrence Minimization in High-Level Synthesis^{****}

Andrew Canis, Jason Helge Anderson and Stephen Dean Brown

Session W2a

Architecture and Technology: Novel Architecture and Dynamic Reconfiguration

Hierarchical Reconfiguration of FPGAs****

Dirk Koch and Christian Beckhoff

PR-HMPSoC: a Versatile Partially Reconfigurable Heterogeneous Multiprocessor System-on-Chip for****
Dynamic FPGA-based Embedded Systems

Tuan D. A. Nguyen and Akash Kumar

A Novel Modular Adder for One Thousand Bits and More Using Fast Carry Chains of Modern FPGAs****

Marcin Rogawski, Kris Gaj and Ekawat Homsirikamol

FPGA Architecture Support for Heterogeneous, Relocatable Partial Bitstreams****

Christophe Huriaux, Olivier Sentieys and Russell Tessier

Session W2b

Design Methods and Tools: System Level Design and Debugging

New Approaches for In-System Debug of Behaviorally-synthesized FPGA Circuits****

Joshua Monson and Brad Hutchings

Source-Level Debugging for FPGA High-Level Synthesis****

Nazanin Calagar, Stephen Brown and Jason Anderson

Transparent Insertion of Latency-oblivious Logic onto FPGAs****

Eddie Hung, Tim Todman and Wayne Luk

Effective FPGA Debug for High-Level Synthesis Generated Circuits****

Jeffrey Goeders and Steve Wilton

Session W2c

Applications and Benchmarks: Bio Inspired Applications and Data Bases

Hardware Accelerated Novel Optical De Novo Assembly for Large-Scale Genomes****

Pingfan Meng, Matthew Jacobsen, Motoki Kimura, Vladimir Dergachev, Thomas Anantharaman, Michael Requa and Ryan Kastner

Compiling Text Analytics Queries to FPGAs****

Raphael Polig, Kubilay Atasu, Heiner Giefers and Laura Chiticariu

Automated Framework for FPGA-based Parallel Genetic Algorithms****

Liucheng Guo, David Thomas, Ce Guo and Wayne Luk

Energy-aware SQL Query Acceleration through FPGA-based Dynamic Partial Reconfiguration****
Andreas Becher, Florian Bauer, Daniel Ziener and Jürgen Teich

Poster Session PS3

Design Methods and Tools

Accurate Power control and monitoring in ZYNQ boards****
Arash Farhadi Beldachi and Jose L. Nunez-Yanez

Fast and Accurate SEU-Tolerance Characterization Method for Zynq SoCs****
Igor Villalta, Unai Bidarte, Uli Kretzschmar, Armando Astarloa and Jesús Lázaro

Area Implications of Memory Partitioning for High-Level Synthesis on FPGAs****
Luca Gallo, Alessandro Cilardo, Samuel Bayliss, David Thomas and George Constantinides

Incremental Distributed Trigger Insertion for Efficient FPGA Debug****
Fatemeh Eslami and Steven Wilton

Efficient Mapping of Mathematical Expressions into DSP Blocks****
Ronak Bajaj and Suhaib A. Fahmy

Leakage and Performance Aware Resource Management for 2D Dynamically Reconfigurable FPGA****
Architectures
Siqi Wang, Nam Khanh Pham, Amit Kumar Singh and Akash Kumar

Mixed-Architecture Process Scheduling on Tightly Coupled Reconfigurable Computers****
Brandon Hamilton, Michael Inngs and Hayden Kwok-Hay So

Balancing WDDL Dual-Rail Logic in a Tree-based FPGA to Enhance Physical Security****
Emna Amouri, Shivam Bhasin, Yves Mathieu, Tarik Graba, Jean-Luc Danger and Habib Mehrez

Towards Domain-specific Instruction-Set Generation****
Adithya Pulli, Carlo Galuzzi and Georgi Gaydadjiev

An Image Processing Library for C-based High-Level Synthesis****
Moritz Schmid, Nicolas Apelt, Frank Hannig and Jürgen Teich

Rapid Codesign of a Soft Vector Processor and its Compiler****
Matthew Naylor and Simon Moore

Application Specific Multi-Port Memory Customization in FPGAs****
Gorker Alp Malazgirt, Hasan Erdem Yantır, Arda Yurdakul and Smail Niar

An Enhanced and Embedded GNU Radio Flow****
Ryan Marlow, Chris Dobson and Peter Athanas

A Secure and Unclonable Embedded System using Instruction-Level PUF Authentication****
Jason Zheng, Miodrag Potkonjak and Dongfang Li

Pattern-based FPGA Logic Block and Clustering Algorithm****

Xifan Tang, Pierre-Emmanuel Gaillardon and Giovanni DeMicheli

An FPGA Hardware Acceleration of the Indirect Calculation of Tree Lengths Method for Phylogenetic Tree Reconstruction

Henry Jose Block Saldaña and Tsutomu Maruyama

Session W3b

Architecture and Technology: Energy Efficiency

Run-Time Power Gating in Hybrid ARMFPGA Devices****

Mohammad Hosseinabady and Jose Nunez-Yanez

Towards Dark Silicon Era in FPGAs Using Complementary Hard Logic Design****

Ali Ahari, Hossein Asadi, Behnam Khaleghi, Zahra Ebrahimi and Mehdi Tahoori

Session W3c

Applications and Benchmarks: Efficient Application Realization

Improving FPGA Accelerated Tracking with Multiple Online Trained Classifiers****

Matthew Jacobsen, Siddarth Sampangi and Ryan Kastner

Patra: Parallel Tree-reweighted Message Passing Architecture****

Wenlai Zhao, Haohuan Fu, Guangwen Yang and Wayne Luk

DyRACT: A Partial Reconfiguration Enabled Accelerator and Test Platform****

Kizheppatt Vipin and Suhaib A. Fahmy

Poster Session PS4

Design Methods and Tools - Survey Trends and Education

A Mixed Integer Linear Programming Approach for Design Space Exploration in FPGA-based MPSoC****

Bouthaina Damak, Rachid Benmansour, Mouna Baklouti, Smail Niar and Mohamed Abid

Automatic High-Level Synthesis of Multi-Threaded Hardware Accelerators****

Jens Huthmann, Julian Oppermann and Andreas Koch

High-Level Synthesis-based Design Methodology for Dynamic Power-Gated FPGAs****

Rehan Ahmed, Assem A.M. Bsoul and Steven J.E. Wilton

Methods for Implementation of Feedback Loops in High Speed FPGA Applications****

Nima Safari, Volker Mauer and Shahin Gheitanchi

A Design Support Tool Set for Asynchronous Circuits with Bundled-Data Implementation on FPGAs****
Keitaro Takizawa, Shunya Hosaka and Hiroshi Saito

flipSyrup: Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms****
Shinya Takamaeda-Yamazaki and Kenji Kise

A Hardware/Software Infrastructure for Performance Monitoring on Leon3 Multicore Platforms****
Nam Ho, Paul Kaufmann and Marco Platzner

A High Speed Design and Implementation of Dynamically Reconfigurable Processor using 28nm SOI****
Technology
Toru Katagiri and Hideharu Amano

Configuration Approaches to Improve Computing Efficiency of Coarse-grained Reconfigurable****
Multimedia Processor
Chen Yang, Leibo Liu, Yansheng Wang, Shouyi Yin, Peng Cao and Shaojun Wei

Using an OpenCL Framework to Evaluate Interconnect Implementations on FPGAs****
Vincent Mirian and Paul Chow

HPC-gSpan: An FPGA-based parallel system for frequent subgraph mining problem****
Athanasios Stratikopoulos, Grigorios Chrysos, Ioannis Papaefstathiou and Apostolos Dollas

High Level Programming Framework for FPGAs in the Data Center****
Oren Segal, Sai Rahul Chalamalasetti, Mitch Wright and Martin Margala

Trade-offs and Progressive Adoption of FPGA Acceleration in Network Traffic Monitoring****
Viktor Puš, Lukáš Kekely, Pavel Benáček and Jan Kořenek

Ready PCIe Data Streaming Solutions for FPGAs****
Thomas Preußner and Rainer G. Spallek

Educating Hardware Design - From Primary School Children to Postgraduate Engineers****
Oliver Knodel, Martin Zabel, Patrick Lehmann and Rainer G. Spallek

Session TH1c

Architecture and Technology: Architecture Optimization

Exploring Architecture Parameters for Dual-Output LUT based FPGAs****
Zhenghong Jiang, Colin Yu Lin, Liqun Yang, Fei Wang and Haigang Yang

Adaptive Dynamic On-Chip Memory Management for FPGA-based Reconfigurable Architectures****
Ghada Dessouky, Michael Klaiber and Sven Simon

Interconnect for Commodity FPGA Clusters: Standardized or Customized?****
A. Theodore Markettos, Paul J. Fox and Simon W. Moore

Session TH2a

Applications and Benchmarks: Cost and Power Efficient Design

FPGA Implementation of an Interior Point Method for High-Speed Model Predictive Control****

Junyi Liu, Helfried Peyrl, Andreas Burg and George Constantinides

Cost Efficient FPGA Layered LDPC Decoder with Serial AP-LLR Processing****

Oana Boncalo, Alexandru Amaricaei, Andrei Hera and Valentin Savin

High-Precision Self-Characterization for the LUT Burn-in Information Leakage Threat****

Kenneth Zick, Sen Li and Matthew French

Session TH2b

Design Methods and Tools: Safety and Security

Criticality-aware Scrubbing Mechanism for SRAM-based FPGAs****

Rui Santos, Shyamsundar Venkataraman, Anup Das and Akash Kumar

Secure Partial Dynamic Reconfiguration with Unsecured External Memory****

Hirak Kashyap and Ricardo Chaves

Effective emulation of permanent faults in ASICs through Dynamically Reconfigurable FPGAs****

Ernesto Sanchez, Luca Sterpone and Anees Ullah

Session TH2c

Design Methods and Tools: Placement for Reconfigurable Hardware

Identifying and Placing Heterogeneously-sized Cluster Groupings Based on FPGA Placement Data****

Farnaz Gharibian, Lesley Shannon and Peter Jamieson

Portable Module Relocation and Bitstream Compression for Xilinx FPGAs****

Christian Bechoff, Dirk Koch and Jim Torresen

A Scalable, Serially-Equivalent, High-Quality Parallel Placement Methodology Suitable for Modern****
Multicore and GPU Architectures

Christian Fobel, Gary Grewal and Deborah Stacey