

2014 IEEE 20th IEEE Real-Time and Embedded Technology and Applications Symposium

(RTAS 2014)

**Berlin, Germany
15-17 April 2014**



**IEEE Catalog Number: CFP14044-POD
ISBN: 978-1-4799-4828-4**

**2014 IEEE 20th
Real Time and Embedded Technology and Applications
Symposium (RTAS)**

Table of Contents

Message from the Program and Track Chairs	ix
Organizers	xi
Technical Program Committee	xiii
List of Reviewers	xiii

Software Architectures and Systems

The Multi-Resource Server for Predictable Execution on Multi-core Platforms	1
<i>Rafia Inam, Nesredin Mahmud, Moris Behnam, Thomas Nolte and Mikael Sjödin</i>	
Towards Certifiable Adaptive Reservations for Hypervisor-based Virtualization.....	13
<i>Stefan Groesbrink, Luis Almeida, Mario de Sousa and Stefan M. Petters</i>	
FJOS: Practical, Predictable, and Efficient System Support for Fork/Join Parallelism	25
<i>Qi Wang and Gabriel Parmer</i>	
Safer Sloth: Efficient, Hardware-Tailored Memory Protection	37
<i>Daniel Danner, Rainer Müller, Wolfgang Schröder-Preikschat, Wanja Hofer and Daniel Lohmann</i>	

Scheduling I

Schedulability Tests for Tasks with Variable Rate-Dependent Behaviour under Fixed Priority Scheduling	51
--	----

Robert I. Davis, Timo Feld, Victor Pollex and Frank Slomka

Real-Time Scheduling under Fault Bursts with Multiple Recovery Strategy.....	63
--	----

Mohammad A. Haque, Hakan Aydin and Dakai Zhu

Hiding Memory Latency Using Fixed Priority Scheduling.....	75
--	----

Saud Wasly and Rodolfo Pellizzoni

Mixed Criticality Systems

Relaxing the Synchronous Approach for Mixed-Criticality Systems	89
---	----

Eugene Yip, Matthew Kuo, Partha Roop and David Broman

FlexPRET: A Processor Platform for Mixed-Criticality Systems.....	101
---	-----

Michael Zimmer, David Broman, Chris Shaver and Edward A. Lee

Partitioned Scheduling of Multi-Modal Mixed-Criticality Real-Time Systems on Multiprocessor Platforms	111
--	-----

Dionisio de Niz and Linh Thi Xuan Phan

Memory and Cache Management

Precise Shared Cache Analysis using Optimal Interference Placement.....	125
---	-----

Kartik Nagar and Y. N. Srikant

Selfish-LRU: Preemption-Aware Caching for Predictability and Performance	135
--	-----

Jan Reineke, Sebastian Altmeyer, Daniel Grund, Sebastian Hahn and Claire Maiza

Bounding Memory Interference Delay in COTS-based Multi-Core Systems.....	145
--	-----

Hyoseung Kim, Dionisio de Niz, Björn Andersson, Mark Klein, Onur Mutlu and Raj Rajkumar

PALLOC: DRAM Bank-Aware Memory Allocator for Performance Isolation on Multicore Platforms	155
--	-----

Heechul Yun, Renato Mancuso, Zheng-Pei Wu and Rodolfo Pellizzoni

Timing Analysis

- Trickle: Automated Infeasible Path Detection Using All Minimal Unsatisfiable Subsets..... 169
Bernard Blackham, Mark Liffiton and Gernot Heiser
- WCET-Aware Dynamic Code Management on Scratchpads for Software-Managed Multicores 179
Yooseong Kim, David Broman, Jian Cai and Aviral Shrivastava
- Architecture-Parametric Timing Analysis..... 189
Jan Reineke and Johannes Doerfert

Hardware-Software Interaction

- Slack-Aware Opportunistic Monitoring for Real-Time Systems..... 203
Daniel Lo, Mohamed Ismail, Tao Chen and G. Edward Suh
- A Network Virtualization Approach for Performance Isolation
in Controller Area Network (CAN)..... 215
Christian Herber, Andre Richter, Thomas Wild and Andreas Herkersdorf
- AHRB: A High-Performance Time-Composable AMBA AHB Bus 225
*Javier Jalle, Jaume Abella, Eduardo Quiñones, Luca Fossati, Marco Zulianello and
Francisco J. Cazorla*
- MAESTRO: A Time-Driven Embedded Testbed Architecture
with Event-Driven Synchronization..... 237
Sriram Karunagaran, Karuna P. Sahoo, Jayaraj Poroor and Masahiro Fujita

Scheduling II

- Overhead-Aware Temporal Partitioning on Multicore Processors..... 251
Risat Mahmud Pathan, Per Stenström, Lars-Göran Green, Torbjörn Hult and Patrik Sandin
- Scaling Global Scheduling with Message Passing 263
Felipe Cerqueira, Manohar Vanga and Björn B. Brandenburg
- Has Energy Surpassed Timeliness? Scheduling Energy-Constrained
Mixed-Criticality Systems 275
Marcus Völz, Marcus Hähnel and Adam Lackorzynski

Embedded Systems and Applications

- Unifying DVFS and Offlining in Mobile Multicores..... 287
Aaron Carroll and Gernot Heiser

STCoS: Software-defined Traffic Control for Smartphones	297
<i>Yoshikazu Watanabe, Shuichi Karino, Yoshinori Saida, Gen Morita and Takahiro Iihoshi</i>	
The ROSACE Case Study: From Simulink Specification to Multi/Many-Core Execution	309
<i>Claire Pagetti, David Saussié, Romain Gratia, Eric Noulard and Pierre Siron</i>	