

# **2014 17th Euromicro Conference on Digital System Design**

**(DSD 2014)**

**Verona, Italy  
27-29 August 2014**



**IEEE Catalog Number: CFP14291-POD  
ISBN: 978-1-4799-7135-0**

# 2014 17th Euromicro Conference on Digital System Design

## DSD 2014

### Table of Contents

Message from the General Chair.....	xvi
Message from Program Chairs.....	xvii
Organizing Committee.....	xix
Program Committee.....	xxi
Reviewers.....	xxvii
Keynote Abstracts.....	xxix

---

#### Reconfigurable Computing 1 (RC1)

A Field Programmable Gate Array-Based Digital Temperature Sensor with Improved Immunity to Static Supply Shift.....	1
<i>Akpojotor Princewill, Oluwatope Ayodeji, Ayodele Kayode, Aderounmu Adesola, and Adagunodo Rotimi</i>	
A Versatile Emulator for the Aging Effect of Non-volatile Memories: The Case of NAND Flash.....	9
<i>Antonios Prodromakis, Stelios Korkotsides, and Theodore Antonakopoulos</i>	

#### Flexible Digital Radio (FDR)

A Multiuser FBMC Receiver Implementation for Asynchronous Frequency Division Multiple Access.....	16
<i>Vincent Berg, Jean-Baptiste Doré, and Dominique Noguet</i>	
Design Space Exploration in an FPGA-Based Software Defined Radio.....	22
<i>Mathieu Gautier, Ganda Stephane Ouedraogo, and Olivier Sentieys</i>	
Systematic Exploration of Power-Aware Scenarios for IEEE 802.11ac WLAN Systems.....	28
<i>Nikolaos Zompakis, Iason Filippopoulos, Per Gunnar Kjeldsberg, Francky Catthoor, and Dimitrios Soudris</i>	

Flexible Radio Interface for NoC RF-Interconnect .....	36
<i>Frédéric Drillet, Mohamad Hamieh, Lounis Zerioul, Alexandre Briere, Eren Unlu, Myriam Ariaudo, Yves Louet, Emmanuelle Bourdel, Julien Denoulet, Andréa Pinna, Bertrand Granado, Patrick Garda, François Pêcheux, Cédric Duperrier, Sébastien Quintanel, Philippe Meunier, Christophe Moy, and Olivier Romain</i>	

## **Reconfigurable Computing 2 (RC2)**

Morphable Compression Architecture for Efficient Configuration in CGRAs .....	42
<i>Syed Mohammad Asad Hassan Jafri, Adeel Tajammul, Masoud Daneshtalab, Ahmed Hemani, Kolin Paul, Peeter Ellervee, Juha Plosila, and Hannu Tenhunen</i>	
Design Space Exploration for Customized Asymmetric Heterogeneous MPSoC .....	50
<i>Bouthaina Damak, Rachid Benmansour, Mouna Baklouti, Smail Niar, and Mohamed Abid</i>	

## **Reconfigurable Computing 3 (RC3)**

Virtual Devices for Hot-Pluggable Processors .....	58
<i>Pierre Bomel, Kevin Martin, and Jean-Philippe Diguët</i>	
High Level Design Approach to Accelerate De Novo Genome Assembly Using FPGAs .....	66
<i>B. Sharat Chandra Varma, Kolin Paul, and M. Balakrishnan</i>	
Runtime Reconfigurable Bus Arbitration for Concurrent Applications on Heterogeneous MPSoC Architectures .....	74
<i>Éricles Sousa, Deepak Gangadharan, Frank Hannig, and Juergen Teich</i>	

## **High Performance Video Processing (HPVP)**

Accelerating Volume Image Registration through Correlation Ratio Based Methods on GPUs .....	82
<i>Ang Li and Akash Kumar</i>	
Real-Time Digital Video Stabilization on an FPGA .....	90
<i>Luis Araneda and Miguel Figueroa</i>	

## **Dependability, Testing and Fault Tolerance in Digital Systems 1 (DTFT1)**

NBTI Aging on 32-Bit Adders in the Downscaling Planar FET Technology Nodes .....	98
<i>Halil Kükner, Pieter Weckx, Sébastien Morrison, Praveen Raghavan, Ben Kaczer, Francky Catthoor, Liesbet Van der Perre, Rudy Lauwereins, and Guido Groeseneken</i>	
Critical Path Tracing Based Simulation of Transition Delay Faults .....	108
<i>Jaak Kõusaar, Raimund Ubar, Sergei Devadze, and Jaan Raik</i>	
Closing the Gap between Speed and Configurability of Multi-bit Fault Emulation Environments for Security and Safety-Critical Designs .....	114
<i>Ralph Nyberg, Jürgen Nolles, Johann Heyszl, Dirk Rabe, and Georg Sigl</i>	

## **Power Design (PD)**

Development Framework for Model Driven Architecture to Accomplish Power-Aware Embedded Systems .....	122
<i>Manuel Menghin, Norbert Druml, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid</i>	
Data-and State-Dependent Power Characterisation and Simulation of Black-Box RTL IP Components at System Level .....	129
<i>Daniel Lorenz, Kim Grüettner, and Wolfgang Nebel</i>	

## **Synchronisation (SYNC)**

Adaptive Algorithm and Tool Flow for Accelerating System C on Many-Core Architectures .....	137
<i>Christoph Roth, Simon Reder, Harald Bucher, Oliver Sander, and Jürgen Becker</i>	
A Time Synchronization Circuit with an Average 4.6 ns One-Hop Skew for Wired Wearable Networks .....	146
<i>Fardin Derogarian, João Canas Ferreira, and Vítor M. Grade Tavares</i>	

## **MultiProcessor System On Chip (MPSOC)**

Design of an Embedded Health Monitoring Infrastructure for Accessing Multi-processor SoC Degradation .....	154
<i>Yong Zhao and Hans G. Kerkhoff</i>	
Generating On-Chip Heterogeneous Systems from High-Level Parallel Code .....	161
<i>Alessandro Cilaro and Luca Gallo</i>	

## **Architectures and Hardware for Security Applications 1 (AHSA1)**

Designing and Evaluating High Speed Elliptic Curve Point Multipliers .....	169
<i>Apostolos P. Fournaris, John Zafeirakis, and Odysseas Koufopavlou</i>	
Efficient Multiplication on Low-Resource Devices .....	175
<i>Wolfgang Wieser and Michael Hutter</i>	
AHEMS: Asynchronous Hardware-Enforced Memory Safety .....	183
<i>Kuan-Yu Tseng, Dao Lu, Zbigniew Kalbarczyk, and Ravishankar Iyer</i>	

## **European Projects in Digital System Design 1 (EPDSD1)**

ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy .....	191
<i>Santhosh Kumar Rethinagiri, Oscar Palomar, Anita Sobe, Thomas Knauth, Wojciech Barczynski, Gulay Yalcin, Yarco Hayduk, Adrian Cristal, Osman Unsal, Pascal Felber, Christof Fetzer, Julien Ryckaert, and Gina Alioto</i>	
Cross-Layer Early Reliability Evaluation for the Computing cOntinuum .....	199
<i>Stefano Di Carlo, Alessandro Vallero, Dimitris Gizopoulos, Giorgio Di Natale, Arnaud Grasset, Riccardo Mariani, and Frank Reichenbach</i>	

## **European Projects in Digital System Design 2 (EPDSD2)**

EUROSERVER: Energy Efficient Node for European Micro-Servers .....	206
<i>Yves Durand, Paul M. Carpenter, Stefano Adami, Angelos Bilas, Denis Dutoit, Alexis Farcy, Georgi Gaydadjiev, John Goodacre, Manolis Katevenis, Manolis Marazakis, Emil Matus, Iakovos Mavroidis, and John Thomson</i>	
P-SOCRATES: A Parallel Software Framework for Time-Critical Many-Core Systems .....	214
<i>Luis Miguel Pinho, Eduardo Quiñones, Marko Bertogna, Andrea Marongiu, Jorge Pereira Carlos, Claudio Scordino, and Michele Ramponi</i>	

## **Application Specific Pocessor 1 (ASP1)**

Gigasample Time-Interleaved Delta-Sigma Modulator for FPGA-Based All-Digital Transmitters .....	222
<i>Rui Fiel Cordeiro, Arnaldo S.R. Oliveira, José Vieira, and Nelson V. Silva</i>	
Instruction Folding Compression for Java Card Runtime Environment .....	228
<i>Massimiliano Zilli, Wolfgang Raschke, Reinhold Weiss, Johannes Loinig, and Christian Steger</i>	

## **Design of Heterogeneous Cyber-Physical Systems (DHCCPS)**

Anytime System Level Verification via Random Exhaustive Hardware in the Loop Simulation .....	236
<i>Toni Mancini, Federico Mari, Annalisa Massini, Igor Melatti, and Enrico Tronci</i>	
Virtual Platforms for Model-Based Design of Dependable Cyber-Physical System Software .....	246
<i>Markus Becker, Christoph Kuznik, and Wolfgang Mueller</i>	
Towards Component-Based Design of Safety-Critical Cyber-Physical Applications .....	254
<i>Alejandro Masrur, Michał Kit, Tomáš Bureš, and Wolfram Hardt</i>	
Simulation Alternatives for Modeling Networked Cyber-Physical Systems .....	262
<i>Michele Lora, Riccardo Muradore, Riccardo Reffato, and Franco Fummi</i>	

## **Application Specific Processor 2 (ASP2)**

A High Performance Java Card Virtual Machine Interpreter Based on an Application Specific Instruction-Set Processor .....	270
<i>Massimiliano Zilli, Wolfgang Raschke, Reinhold Weiss, Johannes Loinig, and Christian Steger</i>	
Compression of Lookup Table for Piecewise Polynomial Function Evaluation .....	279
<i>Shen-Fu Hsiao, Chia-Sheng Wen, and Po-Han Wu</i>	

## **Mixed Criticality System Design, Implementation and Analysis 1 (MCS DIA1)**

Composable and Predictable Dynamic Loading for Time-Critical Partitioned Systems .....	285
<i>Shubhendu Sinha, Martijn Koedam, Rob van Wijk, Andrew Nelson, Ashkan Beyranvand Nejad, Marc Geilen, and Kees Goossens</i>	
End-to-End Real-Time Communication in Mixed-Criticality Systems Based on Networked Multicore Chips .....	293
<i>Roman Obermaisser, Zaher Owda, Mohammed Abuteir, Hamidreza Ahmadian, and Donatus Weber</i>	
Iterative FPGA Implementation Easing Safety Certification for Mixed-Criticality Embedded Real-Time Systems .....	303
<i>Daniel Muench, Michael Paulitsch, Michael Honold, Wolfgang Schlecker, and Andreas Herkersdorf</i>	

## **Dependability, Testing and Fault Tolerance in Digital Systems 2 (DTFT2)**

The Evaluation Platform for Testing Fault-Tolerance Methodologies in Electro-Mechanical Applications .....	312
<i>Jakub Podivinsky, Ondrej Cekan, Marcela Simkova, and Zdenek Kotasek</i>	
Fault Tolerant Duplex System with High Availability for Practical Applications .....	320
<i>Pavel Vít, Jaroslav Borecký, Martin Kohlík, and Hana Kubátová</i>	
Automatic Construction of On-line Checking Circuits Based on Finite Automata .....	326
<i>Lucie Matušová, Jan Kaštil, and Zdeněk Kotásek</i>	
Comparing Availability-Aware Real-Time Schedulers by Means of Configurable Experimental Framework .....	333
<i>Josef Strnadel and Martin Pokorný</i>	

## **Architecture Optimization (ARCH)**

Properties of Dynamically Dead Instructions for Contemporary Architectures .....	341
<i>Marianne J. Jantz, Katherine Wu, and Prasad A. Kulkarni</i>	
Improving Power of Cache and Register File through Critical Path Instructions .....	349
<i>KuangLun Chen, Ehsan Atoofian, and Ali Manzak</i>	

## **Emerging Technologies and Circuit Synthesis (ETCS)**

Stochastic Logic Realization of Matrix Operations .....	356
<i>Pai-Shun Ting and John Patrick Hayes</i>	
Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates .....	365
<i>Sandeep Miryala, Andrea Calimera, Enrico Macii, and Massimo Poncino</i>	

## **Architectures and Hardware for Security Applications 2 (AHSA2)**

A Flexible and Lightweight ECC-Based Authentication Solution for Resource Constrained Systems .....	372
<i>Norbert Druml, Manuel Menghin, Adnan Kuleta, Christian Steger, Reinhold Weiss, Holger Bock, and Josef Haid</i>	
Voltage Glitch Attacks on Mixed-Signal Systems .....	379
<i>Noemie Beringuier-Boher, Kamil Gomina, David Hely, Jean-Baptiste Rigaud, Vincent Beroulle, Assia Tria, Joel Damiens, Philippe Gendrier, and Philippe Candelier</i>	
Seesaw: An Area-Optimized FPGA Viterbi Decoder for PUFs .....	387
<i>Matthias Hiller, Leandro Rodrigues Lima, and Georg Sigl</i>	

## **Mixed Criticality System Design, Implementation and Analysis 2 (MCSDIA2)**

A Safety Certification Strategy for IEC-61508 Compliant Industrial Mixed-Criticality Systems Based on Multicore Partitioning .....	394
<i>Jon Perez, David Gonzalez, Carlos Fernando Nicolas, Ton Trapman, and Jose Miguel Garate</i>	

Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture .....	401
<i>Leonidas Kosmidis, Eduardo Quiñones, Jaume Abella, Tullio Vardanega, Ian Broster, and Francisco J. Cazorla</i>	

### **Logic Synthesis 1 (LS1)**

2-SPP Approximate Synthesis for Error Tolerant Applications .....	411
<i>Anna Bernasconi and Valentina Ciriani</i>	

Three-Dimensional Design Space Exploration for System Level Synthesis .....	419
<i>Shuo Li and Ahmed Hemani</i>	

### **Logic Synthesis 2 (LS2)**

On Robustness of EDA Tools .....	427
<i>Jan Schmidt, Petr Fišer, and Jiří Balcárek</i>	

Communication-Driven Automatic Virtual Prototyping for Networked Embedded Systems .....	435
<i>Liyuan Zhang, Joachim Falk, Tobias Schwarzer, Michael Glaß, and Jürgen Teich</i>	

### **Logic Synthesis 3 (LS3)**

Automatic Synthesis over Multiple APIs from Uml/Marte Models for Easy Platform Mapping and Reuse .....	443
<i>Alejandro Nicolás, Pablo Peñil, Hector Posadas, and Eugenio Villar</i>	

Design Techniques for NCL-Based Asynchronous Circuits on Commercial FPGA .....	451
<i>Matthew M. Kim and Paul Beckett</i>	

### **Application Specific Processor 3 (ASP3)**

Architecture of Effective High-Speed Network Stream Merger .....	459
<i>Pavel Benáček, Hana Kubátová, and Viktor Puš</i>	

Parameterized AES-Based Crypto Processor for FPGAs .....	465
<i>Hassan Anwar, Masoud Daneshtalab, Masoumeh Ebrahimi, Juha Plosila, Hannu Tenhunen, Sergei Dytckov, and Giovanni Beltrame</i>	



## **Verification and Reliable Design (VRD)**

Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits .....	473
<i>Alexandru Amaricaï, Sergiu Nimara, Oana Boncalo, Jiaoyan Chen, and Emanuel Popovici</i>	
A Fault Attack Emulation Environment to Evaluate Java Card Virtual-Machine Security .....	480
<i>Michael Lackner, Reinhard Berlach, Michael Hraschan, Reinhold Weiss, and Christian Steger</i>	
Combined Impact of NBTI Aging and Process Variations on Noise Margins of Flip-Flops .....	488
<i>Usman Khalid, Antonio Mastrandrea, and Mauro Olivieri</i>	

## **Network on Chip (NoC)**

Efficient STDP Micro-Architecture for Silicon Spiking Neural Networks .....	496
<i>Sergei Dytckov, Masoud Daneshtalab, Masoumeh Ebrahimi, Hassan Anwar, Juha Plosila, and Hannu Tenhunen</i>	
Flexible Virtual Channel Power-Gating for High-Throughput and Low-Power Network-on-Chip .....	504
<i>Feng Wang, Xiantuo Tang, Qinglin Wang, Zuocheng Xing, and Hengzhu Liu</i>	

## **Architectures and Hardware for Security Applications 3 (AHSA3)**

Ultra-Small Designs for Inversion-Based S-Boxes .....	512
<i>Markus Stefan Wamser</i>	
Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks .....	520
<i>Partha De, Kunal Banerjee, Chittaranjan Mandal, and Debdeep Mukhopadhyay</i>	
Emission Analysis of Hardware Implementations .....	528
<i>Shahin Tajik, Dmitry Nedospasov, Clemens Helfmeier, Jean-Pierre Seifert, and Christian Boit</i>	
An Elliptic Curve Crypto-Processor Secured by Randomized Windows .....	535
<i>Simon Pontie, Paolo Maistri, and Régis Leveugle</i>	

## **Real-Time Custom Computing (RTCC)**

HOG Feature Extractor Hardware Accelerator for Real-Time Pedestrian Detection .....	543
<i>Maryam Hemmati, Morteza Biglari-Abhari, Stevan Berber, and Smail Niar</i>	

Design and Implementation of Multiple-Vehicle Detection and Tracking Systems with Machine Learning .....	551
<i>Shen-Fu Hsiao, Guan-Fu Yeh, and Je-Chi Chen</i>	

A Tiny Scale VLIW Processor for Real-Time Constrained Embedded Control Tasks .....	559
<i>Oliver Stecklina and Michael Methfessel</i>	

### **Dependability, Testing and Fault Tolerance in Digital Systems 3 (DTFT3)**

An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits .....	567
<i>Mohsen Raji, Fereshte Saeedi, Behnam Ghavami, and Hossein Pedram</i>	

Design of Fault-Secure Transposed FIR Filters Protected Using Residue Codes .....	575
<i>Stanislaw J. Piestrak and Piotr Patronik</i>	

On Enhancing Fault Injection's Capabilities and Performances for Safety Critical Systems .....	583
<i>Stefano Di Carlo, Giulio Gambardella, Paolo Prinetto, Frank Reichenbach, Trond Løkstad, and Gulzaib Rafiq</i>	

Comparison of Enhanced Markov Models and Discrete Event Simulation: For Evaluation of Probabilistic Faults in Safety-Critical Real-Time Task Sets .....	591
<i>Stefan Krämer, Peter Raab, Jürgen Mottok, and Stanislav Racek</i>	

### **Synthesis (SYNT)**

Improving Coverage of Simulation-Based Verification by Dedicated Stimuli Generation .....	599
<i>Shuo Yang, Robert Wille, and Rolf Drechsler</i>	

Optimised Synthesis of Asynchronous Elastic Dataflows by Leveraging Clocked EDA .....	607
<i>Mahdi Jelodari Mamaghani, Jim D. Garside, Will B. Toms, and Doug Edwards</i>	

### **Multiprocessing Partitioning and Scheduling (MPS)**

Many-Core Scheduling of Data Parallel Applications Using SMT Solvers .....	615
<i>Pranav Tendulkar, Peter Poplavko, Ioannis Galanommatis, and Oded Maler</i>	

Accuracy Improvement of Dataflow Analysis for Cyclic Stream Processing Applications Scheduled by Static Priority Preemptive Schedulers .....	623
<i>Philip S. Wilmanns, Joost P.H.M. Hausmans, Stefan J. Geuns, and Marco J.G. Bekooij</i>	

## Poster Papers

Fault-Tolerant Irregular Topology Design Method for Network-on-Chips .....	631
<i>Suleyman Tosun, Vahid Babaei Ajabshir, Ozge Mercanoglu, and Ozcan Ozturk</i>	
Fast System Level Benchmarks for Multicore Architectures .....	635
<i>Alper Sen, Gokcehan Kara, Etem Deniz, and Smail Niar</i>	
A New Rounding Method Based on Parallel Remainder Estimation for Goldschmidt and Newton-Raphson Algorithms .....	639
<i>Daniel Piso and Javier Diaz Bruguera</i>	
Efficient High Speed Implementation of Secure Hash Algorithm-3 on Virtex-5 FPGA .....	643
<i>Muzaffar Rao, Thomas Newe, and Ian Grout</i>	
Multi-channel Raw-Data Acquisition for Ultrasound Research .....	647
<i>Enrico Boni, Andrea Cellai, Alessandro Ramalli, Matteo Lenge, and Stefano Ricci</i>	
Design Space Exploration for Automotive E/E Architecture Component Platforms .....	651
<i>Sebastian Graf, Michael Glaß, Jürgen Teich, and Christoph Lauer</i>	
Towards Exploring Vast MPSoC Mapping Design Spaces Using a Bias-Elitist Evolutionary Approach .....	655
<i>Wei Quan and Andy D. Pimentel</i>	
Verification of Robotic Surgery Tasks by Reachability Analysis: A Comparison of Tools .....	659
<i>Davide Bresolin, Luca Geretti, Riccardo Muradore, Paolo Fiorini, and Tiziano Villa</i>	
A 130 nm Event-Driven Voltage and Temperature Insensitive Capacitive ROC .....	663
<i>Alessia Damilano, Marco Crepaldi, Paolo Motto Ros, and Danilo Demarchi</i>	
Noodle: A Heuristic Algorithm for Task Scheduling in MPSoC Architectures .....	667
<i>Muhammad Khurram Bhatti, Isil Oz, Ananya Muddukrishna, Konstantin Popov, and Mats Brorsson</i>	
Low-Power Differential Logic Gates for DPA Resistant Circuits .....	671
<i>Erica Tena-Sánchez, Javier Castro, and Antonio J. Acosta</i>	
FPGA Trojan Detection Using Length-Optimized Ring Oscillators .....	675
<i>Paris Kitsos and Artemios G. Voyiatzis</i>	
PBO-Based Test Compression .....	679
<i>Jiří Balcárek, Petr Fišer, and Jan Schmidt</i>	
Design of a Redundant FPGA-Based Safety System for Railroad Vehicles .....	683
<i>David Macii, Manuel Avancini, Luigi Benciolini, Stefano Dalpez, Michele Corrà, and Roberto Passerone</i>	

Enhancing the Simulation-Centric Design of Cyber-Physical and Multi-physics Systems through Co-simulation .....	687
<i>Alessandro Beghi, Fabio Marcuzzi, Mirco Rampazzo, and Marco Virgulin</i>	
Majority Logic Synthesis for Spin Wave Technology .....	691
<i>Odysseas Zografos, Luca Amarù, Pierre-Emmanuel Gaillardon, Praveen Raghavan, and Giovanni De Micheli</i>	
Design and Implementation of an Efficient Fingerprint Features Extractor .....	695
<i>G. Vitello, V. Conti, A. Gentile, S. Vitabile, and F. Sorbello</i>	
Prospeckz-5 — A Wireless Sensor Platform for Tracking and Monitoring of Wild Horses .....	700
<i>Janek Mann, Ion Emilian Radoi, and DK Arvind</i>	
State Synchronization after Partial Reconfiguration of Fault Tolerant CAN Bus Control System .....	704
<i>Karel Szurman, Lukas Miculka, and Zdenek Kotasek</i>	
Minimizing Reversible Circuits in the $2^n$ Scheme Using Two and Three Bits Patterns .....	708
<i>Martin Lukac, Maher Hawash, Michitaka Kameyama, Marek Perkowski, and Pawel Kerntopf</i>	
<b>Author Index</b> .....	<b>712</b>