

# **2014 5th European Workshop on CMOS Variability**

**(VARI 2014)**

**Palma de Mallorca, Spain  
29 September - 1 October 2014**



**IEEE Catalog Number: CFP1433Y-POD  
ISBN: 978-1-4799-5400-1**

# TABLE OF CONTENTS

<b>Variability Impact on On-Chip Memory Data Paths</b> .....	1
<i>E. Amat, A. Calomarde, R. Canal, A. Rubio</i>	
<b>All-Digital Self-Adaptive PVTa Variation Aware Clock Generation System for DFS</b> .....	6
<i>J. Perez-Puigdmont, A. Calomarde, F. Moll</i>	
<b>Variability Characterisation of Nanoscale Si and InGaAs FinFETs at Subthreshold</b> .....	10
<i>G. Indalecio, N. Seoane, M. Aldegunde, K. Kalna, A. Garcia-Loureiro</i>	
<b>Comparative Evaluation of Tunnel-FET Ultra-Low Voltage SRAM Bitcell and Impact of Variations</b> .....	16
<i>M. Alioto, D. Esseni</i>	
<b>Analysis and Comparison of Variations in Double Edge Triggered Flip-Flops</b> .....	22
<i>M. Alioto, E. Consoli, G. Palumbo</i>	
<b>Characterization of Random Telegraph Noise and its Impact on Reliability of SRAM Sense Amplifiers</b> .....	28
<i>J. Martin-Martinez, J. Diaz, R. Rodriguez, M. Nafria, X. Aymerich, E. Roca, F. Fernandez, A. Rubio</i>	
<b>Adaptive Sized Quasi-Monte Carlo Based Yield Aware Analog Circuit Optimization Tool</b> .....	34
<i>E. Afacan, G. Berkol, A. Pusane, G. Dundar, F. Baskaya</i>	
<b>TCAD Simulation of Interface Traps Related Variability in Bulk Decananometer MOSFETs</b> .....	40
<i>V. Velayudhan, J. Martin-Martinez, R. Rodriguez, M. Porti, M. Nafria, X. Aymerich, C. Medina, F. Gamiz</i>	
<b>Circuit Optimization using Device Layout Motifs</b> .....	46
<i>Y. Xiao, M. Trefzer, S. Roy, J. Walker, S. Bale, A. Tyrrell</i>	
<b>SRAM Write Margin Cell Estimation using Wordline Modulation and Read/Write Operations</b> .....	52
<i>C. Carmona, G. Torrens, B. Alorda</i>	
<b>Fractional Phase Divider PLL Phase Noise and Spurious Modeling</b> .....	58
<i>A. Fonseca, E. Foucauld, P. Lorenzini, G. Jacquemod</i>	
<b>Reliability Challenges in Design of Memristive Memories</b> .....	63
<i>P. Pouyan, E. Amat, A. Rubio</i>	
<b>A Tool for the Automatic Analysis of Single Events Effects on Electronic Circuits</b> .....	69
<i>F. Garcia-Redondo, M. Lopez-Vallejo, P. Royer, J. Agustin</i>	
<b>Comparison of Bulk Built-In Current Sensors in Terms of Transient-Fault Detection Sensitivity</b> .....	75
<i>R. Bastos, J. Dutertre, F. Torres</i>	
<b>Four-Injector Variability Modeling of FinFET Predictive Technology Models</b> .....	81
<i>P. Royer, M. Lopez-Vallejo, F. Redondo, C. Barrio</i>	
<b>MIDAS: Model for IP-Inclusive DFM Assessment of System Manufacturability</b> .....	87
<i>K. Subramanian, P. Larsson-Edefors</i>	
<b>Author Index</b>	