

2014 32nd IEEE International Conference on Computer Design (ICCD 2014)

**Seoul, South Korea
19-22 October 2014**



**IEEE Catalog Number: CFP14ICD-POD
ISBN: 978-1-4799-6493-2**

Table of Contents

Message from the Chairs	X
Organizing Committee	XI
Program Committee	XII
External Reviewers	XIV
Keynote Presentations	XVI

CSA-1: Memory Architecture

Session Chair: John Kim (KAIST, Korea)

3D-Wiz: A Novel High Bandwidth, Optically Interfaced 3D DRAM Architecture with Reduced Random Access Time	1
<i>Ishan Thakkar and Sudeep Pasricha (Colorado State Univ)</i>	
The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost	8
<i>Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi and Onur Mutlu (Carnegie Mellon Univ)</i>	
Leveling to the Last Mile: Near-zero-cost Bit Level Wear Leveling for PCM based Main Memory.	16
<i>Mengying Zhao(City Univ of Hong Kong), Liang Shi (Chongqing Univ), Chengmo Yang (Univ of Delaware) and Chun Jason Xue (City Univ of Hong Kong)</i>	
ProactiveDRAM: A DRAM-initiated Retention Management Scheme	22
<i>Jue Wang (Pennsylvania State Univ), Xiangyu Dong (Qualcomm) and Yuan Xie (Pennsylvania State Univ)</i>	
HAP: Hybrid-memory-Aware Partition in Shared Last-Level Cache	28
<i>Wei Wei, Dejun Jiang, Jin Xiong and Mingyu Chen (Institute of Computing Technology, Chinese Academy of Sciences)</i>	

LCD-1: Logic and Circuit Design in Advanced Technologies

Session Chair: Ik-Joon Chang (Kyunghee Univ, Korea)

REEM: Failure/Non-Failure region Estimation method for SRAM yield analysis	36
<i>Manish Rana and Ramon Canal (Universitat Politecnica De Catalunya)</i>	
Efficient Design of FIR Filters Using Hybrid Multiple Constant Multiplications on FPGA	42
<i>Levent Aksoy, Paulo Flores and Jose Monteiro (INESC-ID)</i>	

A Low Power Accuracy Configurable Floating Point Multiplier	48
<i>Hang Zhang, Wei Zhang and John Lach (Univ of Virginia)</i>	
An Area-efficient Ternary CAM Design using Floating Gate Transistors	55
<i>Viacheslav Fedorov, Monther Abusultan and Sunil Khatri (Texas A&M Univ)</i>	
Exploring the State Dependent SET Sensitivity of Asynchronous Logic The Muller-Pipeline Example	61
<i>Andreas Steining, Varadan Savulimedu (Vienna Univ of Technology), Dan Alexandrescu, Enrico Costenaro (IROC Technology) and Lorena Anghel (Laboratoire TIMA)</i>	
Best Paper Session	
Session Chair: Sule Ozev (Arizona State Univ, USA)	
iRMW: A Low-Cost Technique to Reduce NBTI-Dependent Parametric Failures in L1 Caches	68
<i>Shrikanth Ganapathy (EPFL - Ecole Polytechnique Federale de Lausanne), Ramon Canal (UPC), Antonio Gonzalez (Intel and UPC) and Antonio Rubio (UPC)</i>	
Multi-Accelerator System Development With The ShrinkFit Acceleration Framework	75
<i>Michael Lyons, Gu-Yeon Wei and David Brooks (Harvard Univ)</i>	
Ternary Cache: Three-valued MLC STT-RAM Caches	83
<i>Seokin Hong, Jongmin Lee and Soontae Kim (KAIST)</i>	
Timing Error Masking by Exploiting Operand Value Locality in SIMD Architecture	90
<i>Jaehyeong Sim, Jun-Seok Park, Seungwook Paek and Lee-Sup Kim (KAIST)</i>	
Accurate Prediction of Detailed Routing Congestion using Supervised Data Learning	97
<i>Zhongdong Qi, Yici Cai and Qiang Zhou (Tsinghua Univ)</i>	
PA-1: Caches/Mapping	
Session Chair: Jae-sun Seo (Arizona State Univ, USA)	
SFFMap: Set-First Fill Mapping for an Energy Efficient Pipelined Data Cache	104
<i>Pritam Majumder, Venkata Kalyan T and Madhu Mutyam (IIT, Madras)</i>	
ReMAP: Reuse and Memory Access Cost Aware Eviction Policy for Last Level Cache Management	110
<i>Akhil Arunkumar and Carole-Jean Wu (Arizona State Univ)</i>	
Dynamic Associative Caches: Reducing Dynamic Energy of First Level Caches	118
<i>Karthikeyan Dayalan, Meltem Ozsoy and Dmitry Ponomarev (Binghamton Univ)</i>	
Increasing Cache Capacity via Critical-words-Only Cache.	125
<i>Cheng-Chieh Huang and Vijay Nagarajan (Univ of Edinburgh)</i>	

Optimizing MLC-based STT-RAM Caches by Dynamic Block Size Reconfiguration	133
<i>Jianxing Wang, Pooja Roy, Weng-Fai Wong (National Univ of Singapore), Xiuyuan Bi and Hai Li (Univ of Pittsburgh)</i>	

Special Session A: The Semiconductor Roadmap 2.0

Session Chair: Jung-Hoon Chun (Sungkyunkwan Univ, Korea)

ITRS 2.0: Toward a Re-Framing of the Semiconductor Technology Roadmap	139
<i>Juan-Antonio Carballo (Broadcom), Wei-Ting Jonas Chan (UCSD), Paolo A. Gargini (Stanford), Andrew B. Kahng (UCSD) and Siddhartha Nath (UCSD)</i>	

More Moore Landscape for System Readiness - ITRS2.0 Requirements.	147
<i>Mustafa Badaroglu (Qualcomm), Kwok Ng (SRC, Research Triangle Park), Mehdi Salmani (Purdue Univ), SungGeun Kim (Intel), Gerhard Klimeck (Purdue Univ), Chong-Ping Chang (Applied Materials), Charles Cheung (NIST) and Yuzo Fukuzaki (Sony)</i>	

The ITRS MPU and SOC System Drivers: Calibration and Implications for Design-Based Equivalent Scaling in the Roadmap	153
<i>Wei-Ting Chan, Andrew B. Kahng, Siddhartha Nath (UCSD) and Ichiro Yamamoto (Rohm)</i>	

Updates of the ITRS Design Cost and Power Models	161
<i>Gary Smith (Gary Smith EDA)</i>	

TVS: Reliability, Security, Test and Verification

Session Chair: Chengmo Yang (Univ of Delaware, USA)

A Lightweight and Open-source Framework for the Lifetime Estimation of Multicore Systems	166
<i>Cristiana Bolchini, Matteo Carminati, Marco Gribaudo and Antonio Miele (Politecnico di Milano)</i>	

Advanced Modes in AES: Are they Safe from Power Analysis based Side Channel Attacks?	173
<i>Darshana Jayasinghe (UNSW), Roshan Ragel (UOP), Jude Angelo Ambrose, Aleksandar Ignjatovic and Sri Parameswaran (UNSW)</i>	

Built-In Self-Test for Interposer-Based 2.5D ICs	181
<i>Ran Wang, Krishnendu Chakrabarty (Duke Univ) and Sudipta Bhawmik (Qualcomm)</i>	

An Optimized Diagnostic Procedure for Pre-Bond TSV Defects.	189
<i>Bei Zhang and Vishwani Agrawal (Auburn Univ)</i>	

Equivalence Verification For NULL Convention Logic (NCL) Circuits	195
<i>Vidura Wijayasekara, Sudarshan Srinivasan and Scott Smith (North Dakota State Univ)</i>	

CSA-2: Non-volatile Memory

Session Chair: Koji Inoue (Kyushu Univ, Japan)

Exploit Asymmetric Error Rates of Cell States to Improve the Performance of Flash Memory Storage Systems.	202
<i>Congming Gao, Liang Shi, Kaijie Wu (Chongqing Univ), Chun Jason Xue (City Univ of Hong Kong) and Edwin H-M. Sha (Chongqing Univ)</i>	

Write-aware Random Page Initialization for Non-Volatile Memory Systems	208
<i>Fei Xia, Dejun Jiang, Jin Xiong and Ninghui Sun (Institute of Computing Technology, Chinese Academy of Sciences)</i>	
Loose-Ordering Consistency for NVM-based Memory-Level Storage	216
<i>Youyou Lu, Jiwu Shu, Long Sun (Tsinghua Univ) and Onur Mutlu (Carnegie Mellon Univ)</i>	
Design Space Exploration of an NVM-based Memory Hierarchy	224
<i>Seungjae Baek, Daeyeon Son, Dongwoo Kang, Jongmoo Choi (Dankook Univ), and Sangyeun Cho (Samsung)</i>	
EDA-1: Physical Design	
Session Chair: Hui - Ru Jiang (National Chiao Tung Univ, Taiwan)	
Timing Characterization of Clock Buffers for Clock Tree Synthesis.	230
<i>Can Sitik, Scott Lerner and Baris Taskin (Drexel Univ)</i>	
Improving Power Delivery Network Design by Practical Methodologies	237
<i>Chia-Chi Huang (National Chiao Tung Univ), Chang-Tzu Lin (Industrial Technology Research Institute), Wei-Syun Liao, Chieh-Jui Lee, Hung-Ming Chen, (National Chiao Tung Univ), Chia-Hsin Lee and Ding-Ming Kwai (Industrial Technology Research Institute)</i>	
Chip Clustering with Mutual Information on Multiple Clock Tests and its Application to Yield Tuning	243
<i>Jiun-Yi Chiang, Jun-Hua Kuo, Ting-Shuo Hsu and Jing-Jia Liou (National Tsing Hua Univ)</i>	
Simultaneous EUV are- and CMP-Aware Placement	249
<i>Chi-Yuan Liu and Yao-Wen Chang (National Taiwan Univ)</i>	
Modeling and Analysis of Phase Change Materials for Efficient Thermal Management	256
<i>Fulya Kaplan, Charlie De Vivero, Samuel Howes (Boston Univ), Manish Arora (AMD), Houman Homayoun (George Mason Univ), Wayne Burlison (AMD), Dean Tullsen (Univ of California, San Diego) and Ayse Coskun (Boston Univ)</i>	
PA-2: Dynamic Optimization Techniques for Power, Performance	
Session Chair: Sunil Khatri (Texas A&M Univ, USA)	
Improving Multilevel PCM Reliability through Age-aware Reading and Writing Strategies	264
<i>Chen Liu and Chengmo Yang (Univ of Delaware)</i>	
BarTLB: Barren Page Resistant TLB for Managed Runtime Languages.	270
<i>Xin Tong and Andreas Moshovos (Univ of Toronto)</i>	
A Thread-Aware Adaptive Data Prefetcher	278
<i>Jiyang Yu and Peng Liu (Zhejiang Univ)</i>	
Dynamic Front-End Sharing In Graphics Processing Units	286
<i>Tao Zhang and Xiaoyao Liang (Shanghai Jiao Tong Univ)</i>	

Leveraging Dynamic Slicing to Enhance Indirect Branch Prediction	292
<i>Walid Ghandour and Nadine Ghandour (Lebanese Univ)</i>	

Special Session B: Variability, Modeling and Margin at 10nm

Session Chair: Kwangok Jeong (Samsung, Korea)

DFM Is Dead Long Live DFM.	300
<i>Robert Aitken, David Pietromonaco and Brian Cline (ARM)</i>	

The End of Layout Freedom: Implications of Process, Rules, Manufacturability and Models at 10nm and Beyond

Swamy Muddu (Qualcomm)

Pattern-Restricted Design at 10nm and Beyond	308
<i>Rani S. Ghaida (GLOBALFOUNDRIES), Yasmine Badr (UCLA), and Puneet Gupta (UCLA)</i>	

Improved Signoff Methodology with Tightened BEOL Corners.	311
<i>Tuck Boon Chan (Qualcomm), Sorin Dobre (Qualcomm), and Andrew B. Kahng (UCSD)</i>	

CSA-3: Hardware-software Interaction

Session Chair: Madhu Mutyam (IIT Madras, India)

Accelerating Divergent Applications on SIMD Architectures Using Neural Networks	317
<i>Bayna Grigorian and Glenn Reinman (Univ of California, Los Angeles)</i>	

Power-Capped DVFS and Thread Allocation with ANN Models on Modern NUMA

Systems.	324
<i>Satoshi Imamura (Kyushu Univ), Hiroshi Sasaki (Columbia Univ), Koji Inoue (Kyushu Univ) and Dimitrios S. Nikolopoulos (Queens Univ Belfast)</i>	

QoS Management on Heterogeneous Architecture for Parallel Applications	332
<i>Ying Zhang (Louisiana State Univ), Li Zhao, Ramesh Illikkal, Ravi Iyer, Andrew Herdrich (Intel) and Lu Peng (Louisiana State Univ)</i>	

Software Pipelining of Dataflow Programs with Dynamic Constructs on Multi-Core

Processor	340
<i>Yogesh Murarka, Pankaj Gode, Sirish Kumar Pasupuleti and Soma Kohli (SRI-B India)</i>	

Intra-task Scheduling for Storage-less and Converter-less Solar-Powered Nonvolatile Sensor

Nodes	348
<i>Daming Zhang, Li Shuangchen, Ang Li, Yongpan Liu (Tsinghua Univ), Sharon Hu (Univ of Notre Dame) and Huazhong Yang (Tsinghua Univ)</i>	

LCD-2: Emerging Circuits and Computing Concepts

Session Chair: Ramon Canal (Universitat Politecnica de Catalunya, Spain)

Boolean Circuit Design using Emerging Tunneling Devices	355
<i>Behnam Sedighi, Joseph J. Nahas, Michael Niemier and X. Sharon Hu (Univ of Notre Dame)</i>	

Compact and Accurate Stochastic Circuits with Shared Random Number Sources	361
<i>Hideyuki Ichihara, Shota Ishii, Daiki Sunamori, Tsuyoshi Iwagaki and Tomoo Inoue (Hiroshima City Univ)</i>	
Analyzing and Controlling Accuracy in Stochastic Circuits	367
<i>Te-Hsuan Chen and John P. Hayes (Univ of Michigan)</i>	
Low Write-Energy STT-MRAMs using FinFET-based Access Transistors	374
<i>Alireza Shafaei Bejestan, Yanzhi Wang and Massoud Pedram (Univ of Southern California)</i>	
Variation-Aware Joint Optimization of Supply Voltage and Sleep Transistor Size for 10nm FinFET Technology.	380
<i>Qing Xie, Yanzhi Wang, Shuang Chen and Massoud Pedram (Univ of Southern California)</i>	
PA-3: Architecture and Design	
Session Chair: Peng Liu (Zhejiang Univ, China)	
The Heterogeneous Block Architecture	386
<i>Chris Fallin (Carnegie Mellon Univ), Chris Wilkerson (Intel) and Onur Mutlu (Carnegie Mellon Univ)</i>	
An Asynchronous Network-on-Chip Router with Low Standby Power	394
<i>Amr Elshennawy and Sunil Khatri (Texas A&M Univ)</i>	
NVSleep: Using Non-volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores	400
<i>Xiang Pan and Radu Teodorescu (The Ohio State Univ)</i>	
Design-Effort Alloy: Boosting a Highly Tuned Primary Core with Untuned Alternate Cores	408
<i>Elliott Forbes (North Carolina State Univ), Niket Choudhary (Qualcomm), Brandon Dwiell (North Carolina State Univ) and Eric Rotenberg (Qualcomm)</i>	
Energy Efficiency Improvement of Renamed Trace Cache through Reduction of Dependent Path Length	416
<i>Ryota Shioya and Hideki Ando (Nagoya Univ)</i>	
CSA-4: Architectural Framework	
Session Chair: Jang Woo Kim (POSTECH, Korea)	
Hermes: Architecting a Top-Performing Fault-Tolerant Routing Algorithm for Networks-on-Chips	424
<i>Costas Iordanou, Vassos Soteriou (Cyprus Univ of Technology), and Konstantinos Aisopos (Microsoft)</i>	
An Energy Efficient Column-Major Backend for FPGA SpMV Accelerators	432
<i>Yaman Umuroglu and Magnus Jahre (Norwegian Univ of Science and Technology)</i>	
Fair Share: Allocation of GPU Resources for Both Performance and Fairness	440
<i>Paula Aguilera, Katherine Morrow and Nam Sung Kim (Univ of Wisconsin-Madison)</i>	

Dynamic Variability Management in Mobile Multicore Processors under Lifetime Constraints	448
<i>Pietro Mercati, Francesco Paterna (UCSD), Andrea Bartolini (ETH Zurich), Luca Benini (Univ. Bologna) and Tajana Simunic Rosing (UCSD)</i>	

EDA-2: System-Level Design and Power Management

Session Chair: Ibrahim Elfadel (Masdar Institute of Science and Technology, UAE)

Design Space Exploration of Multiple Loops on FPGAs using High Level Synthesis	456
<i>Guanwen Zhong, Vanchinathan Venkataramani (National Univ of Singapore), Yun Liang (Peking Univ), Tulika Mitra (National Univ of Singapore) and Smail Niar (Univ of Valenciennes and Hainaut-Cambresis)</i>	

Storage-allocation to Sequential Structures in High-Level Synthesis assisted Prototyping	464
<i>Vinay B. Y. Kumar, Shovan Maity and Sachin Patkar (IIT Bombay)</i>	

HW/SW Partitioning for Region-based Dynamic Partial Reconfigurable FPGAs	470
<i>Yuchun Ma (Tsinghua Univ), Jinglan Liu (Beijing Univ of Posts and Telecommunication), Chao Zhang (Tsinghua Univ) and Wayne Luk (Imperial College)</i>	

Power Supply and Consumption Co-Optimization of Portable Embedded Systems with Hybrid Power Supply	477
<i>Xue Lin, Yanzhi Wang (Univ of Southern California), Naehyuck Chang (Seoul National Univ) and Massoud Pedram (Univ of Southern California)</i>	

Automated Generation of Battery Aging Models from Datasheets	483
<i>Massimo Petricca (Politecnico di Torino), Donghwa Shin (Yeungnam Univ), Alberto Bocca, Alberto Macii, Enrico Macii and Massimo Poncino (Politecnico di Torino)</i>	

Posters

Optimal Variable Ordering in ZBDD-based Path Representations for Directed Acyclic Graphs.	489
<i>Stelios Neophytou (Univ of Nicosia) and Maria Michael (Univ of Cyprus)</i>	

Hybrid Modeling Attacks on Current-based PUFs	493
<i>Raghavan Kumar and Wayne Burleson (Univ of Massachusetts at Amherst)</i>	

CoolBudget: Data Center Power Budgeting with Workload and Cooling Asymmetry Awareness	497
<i>Ozan Tuncer (Boston Univ), Kalyan Vaidyanathan, Kenny Gross (Oracle) and Ayse K Coskun (Boston Univ)</i>	

Refresh Enabled Video Analytics: Implications on Power and Performance of DRAM Supported Embedded Visual Systems	501
<i>Siddharth Advani, Nandhini Chandramoorthy, Karthik Swaminathan, Kevin Irick (Pennsylvania State Univ), Yong Cheol Peter Cho (ETRI, Korea), Jack Sampson and Vijaykrishnan Narayanan (Pennsylvania State Univ)</i>	

Exploiting Natural Redundancy in Visual Information 505
*Chris Lee, Kevin Irick, Jack Sampson (Pennsylvania State Univ), Chuanjun Zhang (Intel)
 and Vijaykrishnan Narayanan (Pennsylvania State Univ)*

Dark Silicon Aware Power Management for Manycore Systems under Dynamic Workloads 509
*Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani (Univ of Turku),
 Awet Yemane Weldezion (Royal Institute of Technology), Pasi Liljeberg,
 Juha Plosila (Univ of Turku), Axel Jantsch (Royal Institute of Technology) and
 Hannu Tenhunen (Univ of Turku)*

Cache Design for Mixed Criticality Real-Time Systems 513
*N G Chetan Kumar, Sudhanshu Vyas (Iowa State Univ), Ron K. Cytron,
 Christopher D. Gill (Washington Univ in St. Louis), Joseph Zambreno and
 Phillip H. Jones (Iowa State Univ)*

Static Thread Mapping for NoC CMPs via Binary Instrumentation Traces 517
*Giordano Salvador, Siddharth Nilakantan, Baris Taskin, Mark Hempstead and Ankit More
 (Drexel Univ)*

ScalaHDL: Express and Test Hardware Designs in a Scala DSL. 521
*Yao Li (Shanghai Jiao Tong Univ), Antonio Roldao Lopes, Zhouyun Xu,
 Zhengwei Qi (Morgan Stanley) and Haibing Guan (Shanghai Jiao Tong Univ)*

PRATHAM: A Power Delivery-Aware and Thermal-Aware Mapping Framework for
 Parallel Embedded Applications on 3D MPSoCs. 525
Nishit Kapadia and Sudeep Pasricha (Colorado State Univ)

Author Index 529