

2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems

(CASES 2014)

**New Delhi, India
12 - 17 October 2014**



**IEEE Catalog Number: CFP14CCS-POD
ISBN: 978-1-4503-3050-3**

TABLE OF CONTENTS

The Improbable But Highly Appropriate Marriage of 3D Stacking and Neuromorphic Accelerators	1
<i>B. Belhadj, P. Vivet, A. Valentian, M. Duranton, L. He, O. Temam</i>	
Heuristics for Greedy Transport Triggered Architecture Interconnect Exploration	10
<i>T. Viitanen, H. Kultala, P. Jaaskelainen, J. Takala</i>	
Energy-Efficient VFI-Partitioned Multicore Design Using Wireless NoC Architectures	17
<i>R. Kim, G. Liu, P. Wettin, R. Marculescu, D. Marculescu, P. Pande</i>	
Retargetable Automatic Generation of Compound Instructions for CGRA based Reconfigurable Processor Applications	26
<i>N. Miniskar, S. Kohli, H. Park, D. Yoo</i>	
COREFAB: Concurrent Reconfigurable Fabric Utilization in Heterogeneous Multi-Core Systems	35
<i>A. Grudnitsky, L. Bauer, J. Henkel</i>	
Automatic Custom Instruction Identification in Memory Streaming Algorithms	45
<i>M. Haab, L. Bauer, J. Henkel</i>	
Auto-Parallelization of Data Structure Operations for GPUs	54
<i>R. Nasre</i>	
A Compilation Flow for Parametric Dataflow: Programming Model, Scheduling, and Application to Heterogeneous MPSoC	64
<i>M. Dardaillon, K. Marquet, T. Risset, J. Martin, H. Charles</i>	
A Compiler Framework for Automatically Mapping Data Parallel Programs to Heterogeneous MPSoCs	74
<i>K. Chandramohan, M. O'Boyle</i>	
Team Up: Cooperative Memory Management in Embedded Systems	84
<i>I. Stilkerich, P. Taffner, C. Erhardt, C. Dietrich, C. Wawersich, M. Stilkerich</i>	
A Low-Cost Memory Interface for High-Throughput Accelerators	94
<i>J. Huang, P. Ienne, Y. Huang, Y. Chen, O. Temam, C. Wu</i>	
EnVM : Virtual Memory Design for New Memory Architectures	104
<i>P. Roy, M. Manoharan, W. Wong</i>	
A System-Level Simulation Framework for Evaluating Task Migration in MPSoCs	114
<i>W. Quan, A. Pimentel</i>	
Context-Sensitive Timing Simulation of Binary Embedded Software	123
<i>S. Otlík, S. Stattelmann, A. Viehl, W. Rosenstiel, O. Bringmann</i>	
Automated ISA Branch Coverage Analysis and Test Case Generation for Retargetable Instruction Set Simulators	133
<i>H. Wagstaff, T. Spink, B. Franke</i>	
Control-Layer Optimization for Flow-Based mVLSI Microfluidic Biochips	143
<i>K. Hu, T. Dinh, T. Ho, K. Chakrabarty</i>	
Splitting Functions into Single-Entry Regions	153
<i>S. Hepp, F. Brandner</i>	
Construction of GCCFG for Inter-Procedural Optimizations in Software Managed Manycore (SMM) Architectures	163
<i>B. Holton, K. Bai, A. Shrivastava, H. Ramsprasad</i>	
CAPED: Context-Aware Personalized Display Brightness for Mobile Devices	173
<i>M. Schuchhardt, S. Jha, R. Ayoub, M. Kishinevsky, G. Memik</i>	
A High-Level Model of Embedded Flash Energy Consumption	183
<i>J. Pallister, K. Eder, S. Hollis, J. Bennett</i>	
Reducing Cache Leakage Energy for Hybrid SPM-Cache Architectures	192
<i>H. Wen, W. Zhang</i>	
AdaPNet: Adapting Process Networks in Response to Resource Variations	201
<i>L. Schor, I. Bacivarov, H. Yang, L. Thiele</i>	
SDCTune: A Model for Predicting the SDC Proneness of an Application for Configurable Protection	211
<i>Q. Lu, K. Pattabiraman, M. Gupta, J. Rivers</i>	
Fault Resilient Physical Neural Networks on a Single Chip	221
<i>W. Shi, Y. Wen, Z. Liu, X. Zhao, D. Bumber, R. Vilalta, L. Xu</i>	
Author Index	