

2014 International Conference on Hardware/Software Codesign and System Synthesis

(CODES+ISSS 2014)

**New Delhi, India
12 – 17 October 2014**



**IEEE Catalog Number: CFP14COD-POD
ISBN: 978-1-4503-3051-0**

TABLE OF CONTENTS

Hardware/Software Co-design for A Wireless Sensor Network Platform	1
<i>C. Hsieh, F. Samie, M. Srouji, M. Wang, Z. Wang, J. Henkel</i>	
Towards Scalable Symbolic Routing for Multi-Objective Networked Embedded System Design and Optimization	11
<i>S. Graf, F. Reimann, M. Glaß, J. Teich</i>	
An Efficient Technique for Computing Importance Measures in Automatic Design of Dependable Embedded Systems	21
<i>H. Aliee, M. Glaß, F. Khosravi, J. Teich</i>	
HEFT: A Hybrid System-Level Framework for Enabling Energy-Efficient Fault-Tolerance in NoC based MPSoCs	31
<i>Y. Zou, S. Pasricha</i>	
Leveraging Microarchitectural Side Channel Information to Efficiently Enhance Program Control Flow Integrity	41
<i>C. Liu, C. Yang, Y. Shen</i>	
A PCM Translation Layer for Integrated Memory and Storage Management	50
<i>B. Chang, Y. Chang, H. Chang, T. Kuo, H. Li</i>	
Timing Analysis of Erroneous Systems	60
<i>O. Assare, R. Gupta</i>	
Saving Energy without Defying Deadlines on Mobile GPU-based Heterogeneous Systems	70
<i>A. Maghazeh, U. Bordoloi, A. Horga, P. Eles, Z. Peng</i>	
Flattening-based Mapping of Imperfect Loop Nests for CGRAs	80
<i>J. Lee, S. Seo, H. Lee, H. Sim</i>	
TSP: Thermal Safe Power - Efficient power Budgeting for Many-Core Systems in Dark Silicon	90
<i>S. Pagani, H. Khdr, W. Munawar, J. Chen, M. Shafique, M. Li, J. Henkel</i>	
Hypnos: An Ultra-Low Power Sleep Mode with SRAM Data Retention for Embedded Microcontrollers	100
<i>H. Jayakumar, A. Raha, V. Raghunathan</i>	
Prediction and Control of Bursty Cloud Workloads: A Fractal Framework	110
<i>M. Ghorbani, Y. Wang, Y. Xue, M. Pedram, P. Bogdan</i>	
Dark Silicon as a Challenge for Hardware/Software Co-Design	119
<i>M. Shafique, S. Garg, T. Mitra, S. Parameswaran, J. Henkel</i>	
Job Arrival Rate Aware Scheduling for Asymmetric Multi-core Servers In the Dark Silicon Era	129
<i>B. Raghunathan, S. Garg</i>	
Improving Formal Timing Analysis of Switched Ethernet by Exploiting Traffic Stream Correlations	138
<i>D. Thiele, P. Axer, R. Ernst, J. Seyler</i>	
Tackling QoS-induced Aging in Exascale Systems Through Agile Path Selection	148
<i>D. Ancajas, K. Chakraborty, S. Roy, J. Allred</i>	
Code Generation from a Domain-specific Language for C-based HLS of Hardware Accelerators	158
<i>O. Reiche, M. Schmid, F. Hannig, R. Membarth, J. Teich</i>	
System-Level Memory Optimization for High-Level Synthesis of Component-Based SoCs	168
<i>C. Pilato, P. Mantovani, G. Guglielmo, L. Carloni</i>	
Policy-based Message Scheduling Using FlexRay	178
<i>P. Mundhenk, F. Sagstetter, S. Steinhorst, M. Lukasiewicz, S. Chakraborty</i>	
A Framework of Awareness for Artificial Subjects	188
<i>A. Jantsch, K. Tammema</i>	
Generating Situation Awareness in Cyber-Physical Systems: Creation and Exchange of Situational Information	191
<i>J. Preden</i>	
On-Chip Self-Awareness Using Cyberphysical-Systems-On-Chip (CPSoC)	194
<i>S. Sarma, N. Dutt, P. Gupta, A. Nicolau, N. Venkatasubramanian</i>	
From Self-Aware Building Blocks to Self-Organizing Systems with Hierarchical Agent-based Adaptation	197
<i>L. Guang, J. Plosila, H. Tenhunen</i>	
Metronomy: A Function-Architecture Co-simulation Framework for Timing Verification of Cyber-Physical Systems	200
<i>L. Guo, R. Passerone, Q. Zhu, A. Sangiovanni-Vincentelli, P. Nuzzo, E. Lee</i>	

Automated Firmware Testing using Firmware-Hardware Interaction Patterns	210
<i>S. Ahn, S. Malik</i>	
HSAemu – A Full System Emulator for HSA Platforms	220
<i>J. Ding, W. Hsu, B. Jeng, S. Hung, Y. Chung</i>	
System-of-PUFs: Multilevel Security for Embedded Systems	230
<i>S. Konigsmark, L. Hwang, D. Chen, M. Wong</i>	
A Low Cost Acceleration Method for Hardware Trojan Detection Based on Fan-out Cone Analysis	240
<i>B. Zhou, W. Zhang, S. Thambipillai, J. Teo</i>	
RunPar: An Allocation Algorithm for Automotive Applications Exploiting Runnable Parallelism in Multicores	250
<i>M. Panic, S. Kehr, E. Quinones, B. Boddecker, J. Abella, F. Cazorla</i>	
Verification of Balancing Architectures for Modular Batteries	260
<i>M. Lukasiwycz, S. Steinhorst, S. Narayanaswamy</i>	
Cost-Effective Design of a Hybrid Electrical Energy Storage System for Electric Vehicles	270
<i>D. Zhu, S. Yue, S. Park, Y. Wang, N. Chang, M. Pedram</i>	
Fault-Aware Application Scheduling in Low-Power Embedded Systems with Energy Harvesting	278
<i>Y. Xiang, S. Pasricha</i>	
3M-PCM: Exploiting Multiple Write Modes MLC Phase Change Main Memory in Embedded Systems	288
<i>C. Pan, M. Xie, J. Hu, Y. Chen, C. Yang</i>	
DAARM: Design-Time Application Analysis and Run-Time Mapping for Predictable Execution in Many-Core Systems	298
<i>A. Weichslgartner, D. Gangadharan, S. Wildermann, M. Glaß, J. Teich</i>	
Workload-aware Shaping of Shared Resource Accesses in Mixed-criticality Systems	308
<i>S. Tobuschat, M. Neukirchner, L. Ecco, R. Ernst</i>	
Author Index	