

2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip

(NoCS 2014)

**Ferrara, Italy
17 - 19 September 2014**



**IEEE Catalog Number: CFP14NOC-POD
ISBN: 978-1-4799-5348-6**

Table of Contents

Keynotes	i
High-Performance Energy-Efficient NoC Fabrics: Evolution and Future Challenges <i>Mark A. Anders</i>	i
SpinNNaker: the World's Biggest NoC <i>Steve Furber</i>	ii
NoC Architecture I	1
Single-Cycle Collective Communication Over A Shared Network Fabric <i>Tushar Krishna and Li-Shiuan Peh</i>	1
Extending Bufferless On-Chip Networks to High-Throughput Workloads <i>Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, and John Kim</i>	9
NoC Architecture II	17
An Efficient Network-on-Chip (NoC) based Multicore Platform for Hierarchical Parallel Genetic Algorithms <i>Yuankun Xue, Zhiliang Qian, Guopeng Wei, Paul Bogdan, Chi-Ying Tsui, and Radu Marculescu</i>	17
Achieving Balanced Buffer Utilization with a Proper Co-Design of Flow Control and Routing Algorithm <i>Miguel Gorgues, Dong Xiang, José Flich, Zhigang Yu, and José Duato</i>	25
FMEA-Based Analysis of a Network-on-Chip for Mixed-Critical Systems <i>Eberle A. Rambo, Alexander Tschiene, Jonas Diemer, Leonie Ahrendts, and Rolf Ernst</i>	33
Modeling and Analysis	41
Sampling-based Approaches to Accelerate Network-on-Chip Simulation <i>Wenbo Dai and Natalie Enright Jerger</i>	41
An Analytical Model for Worst-case Reorder Buffer Size of Multi-path Minimal Routing NoCs <i>Gaoming Du, Miao Li, Zhonghai Lu, Minglun Gao, and Chunhua Wang</i>	49
Transient Queuing Models for Input-Buffered Routers in Network-on-Chip <i>David Öhmann, Erik Fischer, and Gerhard Fettweis</i>	57
Towards Stochastic Delay Bound Analysis for Network-on-Chip <i>Zhonghai Lu, Yuan Yao, and Yuming Jiang</i>	64

Optical NoCs	72
Augmenting Manycore Programmable Accelerators with Photonic Interconnect Technology for the High-End Embedded Computing Domain	72
<i>Marco Balboni, Marta Ortín-Obón, Alessandro Capotondi, Hervé Fankem Tatenguem, Alberto Ghiribaldi, Luca Ramini, Victor Viñal, Andrea Marongiu, and Davide Bertozzi</i>	
QuT: A Low-Power Optical Network-on-Chip	80
<i>Parisa Khadem Hamedani, Natalie Enright Jerger, and Shaahin Hessabi</i>	
Sharing and Placement of On-chip Laser Sources in Silicon-Photonic NoCs	88
<i>Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse K. Coskun, and Ajay Joshi</i>	
Low Power NoCs	96
Variable-Width Datapath for On-Chip Network Static Power Reduction	96
<i>George Michelogiannakis and John Shalf</i>	
Dynamic Synchronizer Flip-Flop Performance in FinFET Technologies	104
<i>Mark Buckler, Arpan Vaidya, Xiaobin Liu, and Wayne Burleson</i>	
Design of a Low Power NoC Router using Marching Memory Through type	111
<i>Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, and Tadao Nakamura</i>	
Bubble Sharing: Area and Energy Efficient Adaptive Routers using Centralized Buffers	119
<i>Syed Minhaj Hassan and Sudhakar Yalamanchili</i>	
Fault Tolerance and Reliability	127
DiAMOND:Distributed Alteration of Messages for On-Chip Network Debug	127
<i>Rawan Abdel-Khalek and Valeria Bertacco</i>	
ElastiNoC: A Self-Testable Distributed VC-based Network-on-Chip Architecture	135
<i>I. Seitanidis, A. Psarras, E. Kalligeros, C. Nicopoulos, and G. Dimitrakopoulos</i>	
NoC Architecture III	143
Using Packet Information for Efficient Communication in NoCs	143
<i>Prasanna Venkatesh Rengasamy and Madhu Mutyam</i>	
A Loosely Synchronizing Asynchronous Router for TDM-Scheduled NOCs	151
<i>I. Kotleas, D. Humphreys, R. B. Sørensen, E. Kasapaki, F. Brandner, and J. Sparsø</i>	
ICARO: Congestion Isolation in Networks-On-Chip	159
<i>José V. Escamilla, José Flich, and Pedro Javier García</i>	
Special Session on "Silicon Photonic Interconnects: an Illusion or a Realistic Solution?"	167
Introduction to the Special Session on "Silicon Photonic Interconnects: an Illusion or a Realistic Solution?"	167
<i>Jiang Xu, Sébastien Le Beux, and Yvain Thonnart</i>	
Technology Assessment of Silicon Interposers for Manycore SoCs: Active, Passive, or Optical?	168
<i>Yvain Thonnart and Mounir Zid</i>	

Towards Compelling Cases for the Viability of Silicon-Nanophotonic Technology in Future Manycore Systems	170
<i>Luca Ramini, Hervé Tatenguem Fankem, Alberto Ghiribaldi, Paolo Grani, Marta Ortín-Obón, Anja Boos, and Sandro Bartolini</i>	

CLAP: a Crosstalk and Loss Analysis Platform for Optical Interconnects	172
<i>Mahdi Nikdast, Luan H. K. Duong, Jiang Xu, Sébastien Le Beux, Xiaowen Wu, Zhehui Wang, Peng Yang, and Yaoyao Ye</i>	

**Special Session on
"Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D"** **174**

Introduction to the Special Session on "Interconnect Enhances Architecture: Evolution of Wireless NoC from Planar to 3D"	174
<i>Radu Marculescu, Partha Pratim Pande, Deukhyoun Heo, and Hiroki Matsutani</i>	

Posters **176**

STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip	176
<i>Shalimar Rasheed, Paul V. Gratz, Srinivas Shakkottai, and Jiang Hu</i>	

Hermes: Architecting a Top-Performing Fault-Tolerant Routing Algorithm for Networks-on-Chips	178
<i>Costas Iordanou, Vassos Soteriou, Konstantinos Aisopos, and Elena Kakoulli</i>	

Scalability-Oriented Multicast Traffic Characterization	180
<i>Sergi Abadal, Raúl Martínez, Eduard Alarcón, and Albert Cabellos-Aparicio</i>	

An OFDMA Based RF Interconnect for Massive Multi-core Processors	182
<i>Eren Unlu, Mohamad Hamieh, Christophe Moy, Myriam Ariaudo, Yves Louet, Frederic Drillet, Alexandre Briere, Lounis Zerioul, Julien Denoulet, Andrea Pinna, Bertrand Granado, François Pêcheux, Cedric Duperrier, Sebastien Quintanel, Olivier Romain, and Emmanuelle Bourdel</i>	

A Novel Non-minimal/Minimal Turn Model for Highly Adaptive Routing in 2D NoCs	184
<i>Manoj Kumar, Vijay Laxmi, Manoj Singh Gaur, Masoud Daneshtalab, Pankaj, Seok-Bum Ko, and Mark Zwolinski</i>	

Design Trade-offs in Energy Efficient NoC Architectures	186
<i>Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, and Dionisios Pnevmatikatos</i>	

Effective Abstraction for Response Proof of Communication Fabrics	188
<i>Sayak Ray and Sharad Malik</i>	

DyAFNoC: Characterization and Analysis of a Dynamically Reconfigurable NoC using a DOR-based Deadlock-Free Routing Algorithm	190
<i>Ernesto Villegas Castillo, Gabriele Miorandi, and Wang Jiang Chau</i>	

An Energy-Efficient Millimeter-Wave Wireless NoC with Congestion-Aware Routing and DVFS	192
<i>Ryan Kim, Jacob Murray, Paul Wettin, Partha Pratim Pande, and Behrooz Shirazi</i>	



Author Index	194
-------------------------------	------------