

2014 Conference on Design of Circuits and Integrated Circuits

(DCIS 2014)

**Madrid, Spain
26-28 November 2014**



**IEEE Catalog Number: CFP14DCI-POD
ISBN: 978-1-4799-5744-6**

Contents

Angle Localization and Orientation System with 4 receivers and based on Audible Sound Signals . . .	1
<i>Santiago Elvira, Angel de Castro, Guillermo Glez-De-Rivera and Javier Garrido</i>	
Path Length Comparison in Grid Maps of Planning Algorithms: HCTNav, A* and Dijkstra	7
<i>Nafiseh Osati Eraghi, Fernando López-Colino, Angel de Castro and Javier Garrido</i>	
An integrated DC-AC inverter for electroluminescent lamps	13
<i>Ioannis Sidiropoulos and Stylianos Siskos</i>	
Automatic deployment of component-based embedded systems from UML/MARTE models using MCAPI	19
<i>Alejandro Nicolás, Hector Posadas, Pablo Peñil and Eugenio Villar</i>	
Self-Powered Adaptive Circuit Sampling for a Piezoelectric Harvester	25
<i>Pere Miribel-Catala, Jordi Colomer-Farrarons, Jordi Lafuente Brinquis and Jaime López-Sánchez</i>	
Hardware Implementation of an Efficient Correlator from Golay Pairs Derived from Kernels of Lengths 2, 10 and 26	31
<i>María Del Carmen Pérez Rubio, Enrique García Nuñez, Álvaro Hernández Alonso, Jesús Ureña Ureña, Juan Jesús García García, J. María Castilla Gómez and Alejandro Lindo Mañas</i>	
Parallel Implementation of a Sample Rate Conversion and Pulse-Shaping Filter for High Speed Backhauling Networks	37
<i>Aritz Alonso, Juan Francisco Sevillano and Igone Vélez</i>	
SPIKING NEURAL NETWORKS SIGNAL PROCESSING	43
<i>Josep Lluís Rosselló, Vicente Canals, Antoni Oliver, Antoni Morro and Miquel Alomar</i>	
Using JIGSAW-type Collaborative Learning for Integrating Foreign Students in Embedded System Engineering	49
<i>Hector Posadas, Eugenio Villar and Fernando Herrera</i>	
Gate Oxide Breakdown Parameter Extraction with Ground and Power Supply Signature Measurements	55
<i>Soonyoung Cha, Linda Milor and Woongrae Kim</i>	
Memory BIST for On-Chip Monitoring of Resistive-Open Defects due to Electromigration and Stress-Induced Voiding in an SRAM Array	61
<i>Woongrae Kim, Soonyoung Cha and Linda Milor</i>	
FPGA Implemented Cut-Through vs Store-and-Forward Switches for Reliable Ethernet Networks	67
<i>Armando Astarloa, Jesús Lázaro, Unai Bidarte, José Ángel Araujo and Naiara Moreira</i>	
Design and Development of an Anthropomorphic Robotic Arm for Educational Purposes	73
<i>Javier Del Sol Rodriguez, Fernando Lopez-Colino, Guillermo Gonzalez de Rivera and Javier Garrido</i>	
Development and Implementation of a Configurable Quadrant Photodetector	79
<i>Roberto Esper-Chaín Falcón, Alfonso Medina Escuela and José Ramón Sendra Sendra</i>	
Digital output MEMS pressure Sensor using Capacitance-to-Time Converter	84
<i>Juan A. Montiel-Nelson, J. Sosa, R. Pulido, A. Beriain, H. Solar and R. Berenguer</i>	

High Performance Dual Supply Level Up/Down Shifter for a 0.6V – 1V Input/Output Range and 1.2V Output/Input	88
<i>J. C. Garcia-Montesdeoca, Juan A. Montiel-Nelson, J. Sosa and Saeid Nooshabadi</i>	
Fault List Compression for Efficient Analogue and Mixed-Signal Production Test Preparation	94
<i>Nuno Guerreiro, Marcelino Santos and J. Paulo Teixeira</i>	
System-Level Modeling of Microprocessor Reliability Degradation Due to TDDDB	100
<i>Chang-Chih Chen, Soonyoung Cha and Linda Milor</i>	
Efficiency Optimization of Multi-Mode Monolithic DC-DC Converters	106
<i>Nuno Dias and Marcelino Santos</i>	
A power sensing circuit for solar cells MPP tracking	112
<i>Theodoros Papaioannou, Ioannis Kosmadakis and Stylianos Siskos</i>	
Low Frequency PWM Modulation for High Efficiency Class-D Audio Driving	118
<i>Tiago Domingues, Marcelino Santos and Gonalo Tavares</i>	
Power Optimization and Stage Op-amp Linearity Relaxation in Pipeline ADCs with Digital Comparator Offset Calibration	123
<i>Antonio Jose Gines, Eduardo Peralías, Cristina Aledo and Adoracion Rueda</i>	
Efficient Implementation of Pattern Matching Recognition in Heterogeneous Architectures	129
<i>Javier González-Bayón, Pablo Sánchez and Javier Barreda</i>	
Compact cryptoprocessor for securing wireless communications in FECG portable instrumentation	135
<i>Luis Parrilla, Encarnacion Castillo, Diego Pedro Morales, Francisca Sonia Molina, Antonio García and Jesús Florido</i>	
A Varying Density 3D Laser Scanner for Unmanned Ground Vehicles Mapping and Obstacle Detection.	141
<i>José Ignacio Rejas Hernán, Manuel Prieto Perez-Borroto, Alberto Sanchez Gonzalez, Guillermo Glez-De-Rivera Peces and Javier Garrido Salas</i>	
Environmental Wireless Sensor Network Deployment in Food Industry: from Theory to Practice . .	147
<i>Elena Quesada, M^a Victoria Maigler, Alberto Barbado, Juan Valverde, Jorge Portilla and Teresa Riesgo</i>	
Implementation Tradeoffs of Triangle Traversal Algorithms for Graphics Processing	153
<i>Pablo Royer, Pablo Ituero, Marisa López-Vallejo and Carlos A. López Barrio</i>	
Fault Injection System for SEU Emulation in Zynq SoCs	159
<i>Igor Villalta, Unai Bidarte, Gorka Santos, Asier Matallana and Jaime Jiménez</i>	
A Low Power CMOS Temperature-to-Frequency Converter for RFID applications	165
<i>Guillermo Bistue, Hector Solar, Erik Fernandez, Clara Lujan-Martinez, Javier Del Pino and Unai Alvarado</i>	
Assessing SET Sensitivity of a PLL	171
<i>Marta Portela-Garcia, Celia Lopez-Ongil, Mario Garcia-Valderas, Luis Entrena, Geert Thys and Steven Redant</i>	
Design considerations of a small UAV platform carrying medium payloads	177
<i>Juan Alberto Benito Carrasco, Guillermo González-De-Rivera, Javier Garrido and Roberto Ponticelli</i>	
VIPPE, Parallel simulation and performance analysis of multi-core embedded systems on multi-core platforms	183
<i>Luis Díaz, Eduardo Gonzalez, Eugenio Villar and Pablo Sanchez</i>	
Substrate Coupling Modeling in Integrated Circuits using Analytical Green’s Function	190
<i>Saiyd Ahyoune, Javier José Sieiro Cordoba, José María Lopez-Villegas and Maria Nieves Vidal Martinez</i>	
Full passive RFID pressure sensor with a low power and low voltage time to digital interface	196
<i>Andoni Beriain, Ainara Jimenez-Irastorza, Roc Berenguer, Juan A. Montiel-Nelson, Javier Sosa and Ruben Pulido</i>	

Fast hardware-in-the-loop verification platform: a case study for convolutional decoders	202
<i>Aritz Alonso and Andoni Irizar</i>	
More Robustness and Flexibility for FPGA Based Networked Embedded Systems through Hardware Indirect Proxies	208
<i>Jesús Barba, Fernando Rincón, Julio Dondo, David De La Fuente, Francisco Moya and Juan Carlos López</i>	
Setup of a communication and control systems of a quadrotor type Unmanned Aerial Vehicle	214
<i>Guadalupe Crespo, Guillermo González de Rivera, Javier Garrido and Roberto Ponticelli</i>	
Comparative of software-based hardening techniques for LEON 3 microprocessor	220
<i>Luis Parra, Almudena Lindoso and Luis Entrena</i>	
Implementing a multisensory robotic platform for building collaborative monitored Robots	226
<i>Julio Acosta, Guillermo González de Rivera and Javier Garrido</i>	
A Critical-Path Monitor for DVFS Systems without Datapath Replication	231
<i>Hernán Cerqueira, Pablo Ituero and Marisa López-Vallejo</i>	
Energy-based Fair Queuing Scheduling Implementation for Battery-limited Mobile Systems	236
<i>Jianguo Wei, Rong Ren, Eduardo Juarez and Fernando Pescador</i>	
Design Principles and Challenges for an Autonomous WSN for Structural Health Monitoring in Aircrafts	242
<i>Markos Losada, Pablo Del Campo, Andoni Irizar, Pedro Ruiz and Apostolos Leventis</i>	
ADC Built-in-Self-Test Based on a Pseudorandom Uniform Noise Generator	248
<i>Guiomar Evans</i>	
Design of an implantable nano-enabled biomedical device for in-vivo glucose monitoring	253
<i>Esteve Juanola-Feliu, Pere Lluís Miribel-Català, Cristina Páez-Avilés, Jordi Colomer-Farrarons, Manel González-Piñero and Josep Samitier Martí</i>	
A high sensitivity and low power envelope detector for wireless sensor nodes	259
<i>Dailos Ramos Valido, Hugo García Vázquez, Sunil Lalchand Khemchandani, Clara Luján Martínez, Guillermo Bistue García and Francisco Javier Del Pino Suárez</i>	
Aging-Aware Dynamic Voltage or Frequency Scaling	263
<i>Jorge Semião, André Romão, Carlos Leong, Marcelino Santos, Isabel Teixeira and Paulo Teixeira</i>	
Quality Metrics for Mixed-Signal Indirect Testing	269
<i>Alvaro Gomez-Pau, Luz Balado and Joan Figueras</i>	
An Efficient Behavioral Description Frontend Tool for Mixed-Mode SPICE Simulation	275
<i>Alvaro Gomez-Pau, Luz Balado, Joan Figueras and Abhijit Chatterjee</i>	
A High Throughput Configurable Partially-Parallel Decoder Architecture for Quasi-Cyclic Low-Density Parity-Check Codes	281
<i>Alaa Aldin Al Hariri, Fabrice Monteiro, Loïc Sieler and Abbas Dandache</i>	
Multithreading Parallel Bit Plane Coding	287
<i>Imen Mhedhbi, Khalil Hachicha and Patrick Garda</i>	
FFC NMR Relaxometers on Education - Topologies, control techniques and electromagnetic devices	293
<i>António Roque, Duarte Sousa, Elmano Margato, Pedro Sebastião, Gil Marques and José Maia</i>	
From Boolean Algebra to Processor Architecture and Assembly Programming in One Semester . . .	299
<i>José Matos, José Alves, Hélio Mendonça and António Araújo</i>	
Promoting Student Autonomy in the Electronic Design Course	304
<i>María Del Carmen Pérez Rubio, Álvaro Hernández Alonso and Raúl Mateos Gil</i>	

Performance Evaluation of an AODV-Based Routing Protocol Implementation by Using a Novel In-Field WSN Diagnosis Tool	310
<i>Gabriel Mujica, Rafael Zamacola, Jorge Portilla and Teresa Riesgo</i>	
Characterization of electrode-skin impedance of textile electrodes	316
<i>Cristina C. Oliveira, José Machado Da Silva, Isabel G. Trindade and Frederico Martins</i>	
Optimization of non-uniform grid projection image super-resolution algorithms by reduced granularity and modified addressing	322
<i>Tomasz Szydzik, Eduardo Quevedo, Gustavo Marrero Callico, Antonio Núñez Ordóñez, Félix Tobajas and Roberto Sarmiento</i>	
Top-down Design Flow for Application Specific Printed Electronics Circuits (ASPECs)	328
<i>Manuel Llamas, Mohammad Mashayekhi, Jordi Carrabina, Jofre Pallarès, Francesc Vila and Lluís Terés</i>	
Development of a Standard Cell Library and ASPEC design flow for organic Thin Film Transistor Technology	333
<i>Mohammad Mashayekhi, Manuel Llamas, Jordi Carrabina, Jofre Pallarès, Francesc Vila and Lluís Terés</i>	
A Microprogrammed Control Path Architecture for an Embedded IEEE 1149.1 Test Coprocessor	339
<i>Ukbagiorgis I. Gebremeskel and Jose Manuel Martins Ferreira</i>	
Static Gate Power Consumption Model based on Power Contributors	345
<i>Ioannis Messaris, Nikolaos Karagiorgos, Spiros Nikolaidis and Panagiotis Chaourani</i>	
A portable point-of-use EIS device for in-vivo biomedical applications.	350
<i>Jaime Punter</i>	
An automatic tool for the static distribution of actors in RVC CAL based multicore designs	356
<i>Miguel Chavarrias, Fernando Pescador, Eduardo Juarez and Matias J. Garrido</i>	
Collaborative Evolution Strategies on Evolvable Hardware Networked Elements	362
<i>Francisco Javier Vazquez, Blanca Lopez, Juan Valverde, Eduardo De La Torre and Teresa Riesgo</i>	
List of authors	368