

# **2014 IEEE High Performance Extreme Computing Conference**

**(HPEC 2014)**

**Waltham, Massachusetts, USA  
9-11 September 2014**



**IEEE Catalog Number: CFP14HPE-POD  
ISBN: 978-1-4799-6234-1**

# TABLE OF CONTENTS

<b>A SURVEY OF CRYPTOGRAPHIC APPROACHES TO SECURING BIG-DATA ANALYTICS IN THE CLOUD</b> .....	1
<i>Yakoubov, Sophia ; Gadepally, Vijay ; Shear, Nabil ; Shen, Emily ; Yerukhimovich, Arkady</i>	
<b>BIG DATA DIMENSIONAL ANALYSIS</b> .....	7
<i>Gadepally, Vijay ; Kepner, Jeremy</i>	
<b>ACHIEVING 100,000,000 DATABASE INSERTS PER SECOND USING ACCUMULO AND D4M</b> .....	13
<i>Kepner, Jeremy ; Arcand, William ; Bestor, David ; Bergeron, Bill ; Byun, Chansup ; Gadepally, Vijay ; Hubbell, Matthew ; Michaleas, Peter ; Mullen, Julie ; Prout, Andrew ; Reuther, Albert ; Rosa, Antonio ; Yee, Charles</i>	
<b>COMPUTING ON MASKED DATA: A HIGH PERFORMANCE METHOD FOR IMPROVING BIG DATA VERACITY</b> .....	19
<i>Kepner, Jeremy ; Gadepally, Vijay ; Michaleas, Pete ; Shear, Nabil ; Varia, Mayank ; Yerukhimovich, Arkady ; Cunningham, Robert K.</i>	
<b>A PERFORMANCE MODEL OF FAST 2D-DCT PARALLEL JPEG ENCODING USING CUDA GPU AND SMP-ARCHITECTURE</b> .....	25
<i>Shatnawi, Mohammed K.Ali ; Shatnawi, Hussein Ali</i>	
<b>ENTERPRISE HPC STORAGE SYSTEMS</b> .....	31
<i>Petersen, Torben Kling ; Fragalla, John</i>	
<b>GENETIC SEQUENCE MATCHING USING D4M BIG DATA APPROACHES</b> .....	37
<i>Dodson, Stephanie ; Ricke, Darrell O. ; Kepner, Jeremy</i>	
<b>AN FPGA CO-PROCESSOR IMPLEMENTATION OF HOMOMORPHIC ENCRYPTION</b> .....	43
<i>Cousins, David Bruce ; Golusky, John ; Rohloff, Kurt ; Sumorok, Daniel</i>	
<b>PERFORMANCE AND ENERGY LIMITS OF A PROCESSOR-INTEGRATED FFT ACCELERATOR</b> .....	49
<i>Thanh-Hoang, Tung ; Shambayati, Amiralı ; Deutschbein, Calvin ; Hoffmann, Henry ; Chien, Andrew A.</i>	
<b>SCALABLE AND DYNAMICALLY UPDATABLE LOOKUP ENGINE FOR DECISION-TREES ON FPGA</b> .....	55
<i>Qu, Yun R. ; Prasanna, Viktor K.</i>	
<b>ADIABATIC QUANTUM COMPUTING FOR FINDING LOW-PEAK-SIDELobe CODES</b> .....	61
<i>Coxson, Gregory E. ; Hill, Connie R. ; Russo, Jon C.</i>	
<b>HAMLET: HARDWARE ACCELERATED MEMORY LAYOUT TRANSFORM WITHIN 3D-STACKED DRAM</b> .....	67
<i>Akin, Berkin ; Hoe, James C. ; Franchetti, Franz</i>	
<b>SPARSE MATRIX PARTITIONING FOR PARALLEL EIGENANALYSIS OF LARGE STATIC AND DYNAMIC GRAPHS</b> .....	73
<i>Wolf, Michael M. ; Miller, Benjamin A.</i>	
<b>ENERGY- AND AREA-EFFICIENT PARAMETERIZED LIFTING-BASED 2-D DWT ARCHITECTURE ON FPGA</b> .....	79
<i>Hu, Yusong ; Prasanna, Viktor K.</i>	
<b>A TEST-SUITE GENERATOR FOR DATABASE SYSTEMS</b> .....	85
<i>Hamlin, Ariel ; Herzog, Jonathan</i>	
<b>UTILIZING GRAPHICS PROCESSING UNITS FOR RAPID FACIAL RECOGNITION USING VIDEO INPUT</b> .....	91
<i>Gala, Charles ; Acharya, Raj ; Einfalt, Bruce</i>	
<b>REAL TIME CHANGE POINT DETECTION BY INCREMENTAL PCA IN LARGE SCALE SENSOR DATA</b> .....	97
<i>Mishin, Dmitry ; Brantner-Magee, Kieran ; Czako, Ferenc ; Szalay, Alexander S.</i>	
<b>SYNTHETIC APERTURE RADAR IMAGING ON A CUDA-ENABLED MOBILE PLATFORM</b> .....	103
<i>Fatica, Massimiliano ; Phillips, Everett</i>	
<b>BELRED: CONSTRUCTING GPGPU GRAPH APPLICATIONS WITH SOFTWARE BUILDING BLOCKS</b> .....	108
<i>Che, Shuai ; Beckmann, Bradford M. ; Reinhardt, Steven K.</i>	
<b>GASCL: A VERTEX-CENTRIC GRAPH MODEL FOR GPUS</b> .....	114
<i>Che, Shuai</i>	
<b>MEMORY ACCESS OPTIMIZED ROUTING SCHEME FOR DEEP NETWORKS ON A MOBILE COPROCESSOR</b> .....	120
<i>Dundar, Aysegul ; Jin, Jonghoon ; Gokhale, Vinayak ; Martini, Berin ; Culurciello, Eugenio</i>	

<b>EVALUATING LATENCY AND THROUGHPUT BOUND ACCELERATION OF FPGAS AND GPUS FOR ADAPTIVE OPTICS ALGORITHMS .....</b>	<b>126</b>
<i>Venugopalan, Vivek</i>	
<b>ACCELERATING PROTEIN COORDINATE CONVERSION USING GPUS.....</b>	<b>132</b>
<i>Bayati, Mahsa ; Bardhan, Jaydeep P. ; King, David M. ; Leeser, Miriam</i>	
<b>EMBEDDED REAL-TIME HD VIDEO DEBLURRING.....</b>	<b>138</b>
<i>Dysart, Timothy J. ; Brockman, Jay B. ; Jones, Stephen ; Bacon, Fred</i>	
<b>ENERGY OPTIMIZATIONS FOR FPGA-BASED 2-D FFT ARCHITECTURE.....</b>	<b>144</b>
<i>Chen, Ren ; Prasanna, Viktor K.</i>	
<b>OPTIMIZED THREE-DIMENSIONAL STENCIL COMPUTATION ON FERMI AND KEPLER GPUS .....</b>	<b>150</b>
<i>Vizitiu, Anamaria ; Itu, Lucian ; Nita, Cosmin ; Suci, Constantin</i>	
<b>FPGA-BASED LATENCY-INSENSITIVE OFDM PIPELINE FOR WIRELESS RESEARCH.....</b>	<b>156</b>
<i>Chacko, James ; Sahin, Cem ; Nguyen, Danh ; Pfeil, Doug ; Kandasamy, Nagarajan ; Dandekar, Kapil</i>	
<b>DYNAMIC RUNTIME OPTIMIZATIONS FOR SYSTEMS OF HETEROGENEOUS ARCHITECTURES .....</b>	<b>162</b>
<i>Tran, Geoffrey Phi C. ; Kang, Dong-In ; Crago, Stephen</i>	
<b>MULTIFRONTAL COMPUTATIONS ON ACCELERATORS.....</b>	<b>168</b>
<i>Lucas, Robert F. ; Wagenbreth, Gene</i>	
<b>THE PARALLEL RESEARCH KERNELS .....</b>	<b>174</b>
<i>Van der Wijngaart, Rob F. ; Mattson, Timothy G.</i>	
<b>FAST PARALLEL ALGORITHM FOR UNFOLDING OF COMMUNITIES IN LARGE GRAPHS .....</b>	<b>180</b>
<i>Wickramaarachchi, Charith ; Frincu, Marc ; Small, Patrick ; Prasanna, Viktor K.</i>	
<b>EFFICIENT EXTRACTION OF HIGH CENTRALITY VERTICES IN DISTRIBUTED GRAPHS.....</b>	<b>186</b>
<i>Kumbhare, Alok Gautam ; Frincu, Marc ; Raghavendra, Cauligi S. ; Prasanna, Viktor K.</i>	
<b>LOCKLESS HASH TABLES WITH LOW FALSE NEGATIVES .....</b>	<b>193</b>
<i>Ros-Giralt, J. ; Commike, A. ; Rotsted, R. ; Clancy, P. ; Johnson, A. ; Lethin, R.</i>	
<b>LOW-OVERHEAD HARD REAL-TIME AWARE INTERCONNECT NETWORK ROUTER .....</b>	<b>199</b>
<i>Kinsy, Michel A. ; Devadas, Srinivas</i>	
<b>ALGORITHMS FOR SCHEDULING TASK-BASED APPLICATIONS ONTO HETEROGENEOUS MANY-CORE ARCHITECTURES .....</b>	<b>205</b>
<i>Kinsy, Michel A. ; Devadas, Srinivas</i>	
<b>EVALUATING ACCUMULO PERFORMANCE FOR A SCALABLE CYBER DATA PROCESSING PIPELINE.....</b>	<b>211</b>
<i>Sawyer, Scott M. ; O'Gwynn, B.David</i>	
<b>HIGH LEVEL PROGRAMMING OF FPGAS FOR HPC AND DATA CENTRIC APPLICATIONS.....</b>	<b>217</b>
<i>Segal, Oren ; Nasiri, Nasibeh ; Margala, Martin ; Vanderbauwhede, Wim</i>	
<b>OPTIMIZING ENERGY CONSUMPTION AND PARALLEL PERFORMANCE FOR STATIC AND DYNAMIC BETWEENNESS CENTRALITY USING GPUS.....</b>	<b>220</b>
<i>McLaughlin, Adam ; Riedy, Jason ; Bader, David A.</i>	
<b>GPU OPTIMIZATIONS FOR A PRODUCTION MOLECULAR DOCKING CODE.....</b>	<b>226</b>
<i>Landaverde, Raphael ; Herbordt, Martin C.</i>	
<b>BUILDING BLOCKS FOR GRAPH BASED NETWORK ANALYSIS.....</b>	<b>232</b>
<i>Ufimtsev, Vladimir ; Bhowmick, Sanjukta ; Rajamanickam, Sivasankaran</i>	
<b>A SYSTEM-LEVEL OPTIMIZATION FRAMEWORK FOR HIGH-PERFORMANCE NETWORKING .....</b>	<b>238</b>
<i>Benson, Thomas M.</i>	
<b>LUCAS-KANADE OPTICAL FLOW ESTIMATION ON THE TI C66X DIGITAL SIGNAL PROCESSOR.....</b>	<b>244</b>
<i>Fan Zhang ; Yang Gao ; Bakos, Jason D.</i>	
<b>SPARSE MATRIX-VECTOR MULTIPLY ON THE KEYSTONE II DIGITAL SIGNAL PROCESSOR.....</b>	<b>250</b>
<i>Gao, Yang ; Fan Zhang ; Bakos, Jason D.</i>	
<b>A HETEROGENEOUS COMPUTING SYSTEM WITH MEMRISTOR-BASED NEUROMORPHIC ACCELERATORS.....</b>	<b>256</b>
<i>Xiaoxiao Liu ; Mengjie Mao ; Hai Li ; Yiran Chen ; Hao Jiang ; Yang, J.Joshua ; Qing Wu ; Barnell, Mark</i>	
<b>A CASE STUDY OF OPENCL ON AN ANDROID MOBILE GPU .....</b>	<b>262</b>
<i>Ross, James A. ; Richie, David A. ; Park, Song J. ; Shires, Dale R. ; Pollock, Lori L.</i>	
<b>AN INVESTIGATION OF UNIFIED MEMORY ACCESS PERFORMANCE IN CUDA .....</b>	<b>268</b>
<i>Landaverde, Raphael ; Tiansheng Zhang ; Coskun, Ayse K. ; Herbordt, Martin</i>	

<b>OPTIMIZATION AND EVALUATION OF IMAGE- AND SIGNAL-PROCESSING KERNELS ON THE TI C6678 MULTI-CORE DSP</b> .....	274
<i>Ramesh, Barath ; Bhardwaj, Asheesh ; Richardson, Justin ; George, Alan D. ; Lam, Herman</i>	
<b>REAL-TIME STREAMING INTELLIGENCE: INTEGRATING GRAPH AND NLP ANALYTICS</b> .....	280
<i>Ediger, David ; Appling, Scott ; Briscoe, Erica ; McColl, Rob ; Poovey, Jason</i>	
<b>QUANTIFYING THE EFFECT OF MATRIX STRUCTURE ON MULTITHREADED PERFORMANCE OF THE SPMV KERNEL</b> .....	286
<i>Kimball, Daniel ; Michel, Elizabeth ; Keltcher, Paul ; Wolf, Michael M.</i>	
<b>A GPU ACCELERATED VIRTUAL SCANNING CONFOCAL MICROSCOPE</b> .....	292
<i>Kingsley, James ; Chen, Zhilu ; Bibeau, Jeffrey ; Vidali, Luis ; Huang, Xinming ; Tuzel, Erkan</i>	
<b>SOCRATES</b> .....	298
<i>Savkli, C. ; Carr, R. ; Chapman, M. ; Chee, B. ; Minch, D.</i>	
<b>CHARACTERIZATION OF SEMI-SYNTHETIC DATASET FOR BIG-DATA SEMANTIC ANALYSIS</b> .....	304
<i>Techentin, Robert ; Foti, Daniel ; Al-Saffar, Sinan ; Li, Peter ; Daniel, Erik ; Gilbert, Barry ; Holmes, David</i>	
<b>ACCELERATING SAR PROCESSING ON COTS FPGA HARDWARE USING C-TO-GATES DESIGN TOOLS</b> .....	310
<i>Hoare, Raymond R. ; Smetana, Denis</i>	
<b>ENERGY-EFFICIENT HISTOGRAM EQUALIZATION ON FPGA</b> .....	316
<i>Sanny, Andrea ; Yang, Yi-Hua E. ; Prasanna, Viktor K.</i>	
<b>DESIGN OF 3D FFTS WITH FPGA CLUSTERS</b> .....	322
<i>Sheng, Jiayi ; Humphries, Ben ; Zhang, Hansen ; Herbordt, Martin C.</i>	
<b>ALGORITHM/HARDWARE CO-OPTIMIZED SAR IMAGE RECONSTRUCTION WITH 3D-STACKED LOGIC IN MEMORY</b> .....	328
<i>Sadi, Fazle ; Akin, Berkin ; Popovici, Doru T. ; Hoe, James C. ; Pileggi, Larry ; Franchetti, Franz</i>	
<b>AN EVALUATION OF LAZY FAULT DETECTION BASED ON ADAPTIVE REDUNDANT MULTITHREADING</b> .....	334
<i>Hukerikar, Saurabh ; Teranishi, Keita ; Diniz, Pedro C. ; Lucas, Robert F.</i>	
<b>GPGPU PARALLELIZATION OF SELF-CALIBRATING AGENT-BASED INFLUENZA OUTBREAK SIMULATION</b> .....	340
<i>Holvenstot, Peter ; Prieto, Diana ; de Doncker, Elise</i>	
<b>ACCELERATING NTRU BASED HOMOMORPHIC ENCRYPTION USING GPUS</b> .....	346
<i>Wei Dai ; Doroz, Yarkin ; Sunar, Berk</i>	
<b>A MULTI-TIERED OPTIMIZATION FRAMEWORK FOR HETEROGENEOUS COMPUTING</b> .....	352
<i>Milluzzi, Andrew ; Richardson, Justin ; George, Alan ; Lam, Herman</i>	
<b>REAL-TIME LANE DEPARTURE AND FRONT COLLISION WARNING SYSTEM ON AN FPGA</b> .....	358
<i>Zhao, Jin ; Bingqian Xie ; Huang, Xinming</i>	
<b>ENERGY PERFORMANCE OF FPGAS ON PERFECT SUITE KERNELS</b> .....	363
<i>Kuppannagari, Sanmukh R. ; Chen, Ren ; Sanny, Andrea ; Singapura, Shreyas G. ; Tran, Geoffrey Phi C. ; Shijie Zhou ; Yusong Hu ; Crago, Stephen P. ; Prasanna, Viktor K.</i>	
<b>HIGH-PERFORMANCE PACKET CLASSIFICATION ON GPU</b> .....	369
<i>Zhou, Shijie ; Singapura, Shreyas G. ; Prasanna, Viktor K.</i>	
<b>LOW-OVERHEAD LOAD-BALANCED SCHEDULING FOR SPARSE TENSOR COMPUTATIONS</b> .....	375
<i>Baskaran, Muthu ; Meister, Benoit ; Lethin, Richard</i>	
<b>Author Index</b>	