

# **2014 9th International Design & Test Symposium**

**(IDT 2014)**

**Algiers, Algeria  
16-18 December 2014**



**IEEE Catalog Number: CFP1463D-POD  
ISBN: 978-1-4799-8201-1**

## Table of Contents

Foreword.....	x
<b>Day 1 Keynote: Greg Hinckley, EDAs Key to Success: Riding Waves of Innovation .....</b>	<b>xii</b>
<b>Day1 InvitedTalk1: ICQualification, Testing Manufacturing using Advanced Package offerings adequate process technologies .....</b>	<b>xiii</b>
<b>Day1 Invited Talk2: Dependable Mixed-Signal Integrated Systems under Aging..xiv</b>	
<b>Day2 Kenote: IoT Fosters Semiconductor Innovation.....</b>	<b>xv</b>
<b>Day2 Invited Talk: Spintronic Microsystems: Integrating Analog Devices with CMOS.....</b>	<b>xvi</b>
<b>Day2 Mini-Tutorial: Challenges to the Design and Optimization of Cyber Physical Systems.....</b>	<b>xvii</b>
<b>Technical Papers</b>	
<b>Session 1: Industrial Track</b>	
RF Filter Characterization using a chirp.....	1
<i>Peter Sarson</i>	
Scalable High Speed Serial Interface for Data Converters Using The JESD204B Industry Standard.....	6
<i>Hakim Saheb and Syed Haider</i>	
Failure and Root Cause Analysis for a System-On-Chip: An Industrial Case Study .....	12
<i>Samir Boubezari and Jayant Chhabria</i>	
Design, Test Manufacturing of Integrated Circuits in the Nanotechnology Era.....	13
<i>Omar Kebichi</i>	
<b>Session 2: JTAG and Hardware/Software Co-design</b>	
iJTAG Integration of Complex Digital Embedded Instruments .....	18
<i>Ahmed Ibrahim and Hans Kerkhoff</i>	
High Speed Special Function Unit for Graphics Processing Unit .....	24
<i>Magdy El-Moursy</i>	
High Performance MAC Designs .....	30
<i>Nikolaos Eftaxiopoulos, Georgios Zervakis, Kiamal Pekmestzi and Constantinos Efstathiou</i>	

Efficient Embedded SoC Hardware/Software Codesign using Virtual Platform.....	36
<i>Magdy El-Moursy, Ayman Sheirah, Mona Safar and Ashraf Salem</i>	
<b>Session 3: Test &amp; Reliability</b>	
An Independent Dual Gate SOI FinFET Soft-Error Resilient Memory Cell.....	39
<i>Nikolaos Eftaxiopoulos, Nicholas Axelos, Georgios Zervakis, Konstantinos Tsoumanis and Kiamal Pekmestzi</i>	
Early Reliability Evaluation of a Biomedical System.....	45
<i>Matteo Sonza Reorda, Hakob Hakobyan, Paolo Rech and Massimo Violante</i>	
<b>Session 4: Mixed Signal Design &amp; Test</b>	
Low-Cost EVM Built-in Test of RF Transceivers.....	51
<i>Ayssar Serhan, Louay Abdallah, Haralampos-G. Stratigopoulos and Salvador Mir</i>	
Accurate Analog/RF BIST Evaluation Based on the SVM Classification of the Process Parameters .....	55
<i>Ahcene Bounceur, Belkacem Brahmi, Kamel Beznia and Reinhardt Euler</i>	
<b>Session 5: Special Session on Nonvolatile memories</b>	
Nonvolatile Memories: Present and Future Challenges .....	61
<i>Elena Ioana Vatajelu, Hassen Aziza and Cristian Zambelli</i>	
Integration of STT-MRAM model into CACTI simulator .....	67
<i>Marco Indaco, Stefano Di Carlo, Elena Ioana Vatajelu, Paolo Prinetto, Stefano Arcaro and Diego Pala</i>	
<b>Session 6: Analog, RF &amp; Digital Design</b>	
Exploiting Satisfiability Modulo Theories for Analog Layout Automation .....	73
<i>Sherif Saif, Mohamed Dessouky, Hazem Abbas, Salwa Nassar, Watheq El-Kharashi and Mohammad Abdulaziz</i>	
RF and Non-linearity characterizations of porous silicon layer for RF-ICs.....	79
<i>Yasmina Belaroussi, Abdelhalim Slimane, Mohand Tahar Belaroussi, Gilles Scheen, Khaled Ben Ali, Jean Pierre Raskin and Mohamed Trabelsi</i>	
Multi-Device Layout Templates for Nanometer Analog Design .....	83
<i>Mohannad Elshawy, Mohamed Dessouky, Sherif Saif, Sherif Mansour and Ed Petrus</i>	
WaferCatalyst Towards Promotion of IC Design in the Middle East using Virtual Community Approach .....	89
<i>Shahab Najmi, Abdulfattah Obeid and Mohammed Bensaleh</i>	
<b>Session 7: Formal Verification, Reliability &amp; Security</b>	
A UVM-Based Smart Functional Verification Platform: Concepts, Pros, Cons, and Opportunities.....	94
<i>Khaled Mohamed</i>	
SAT-Based Speedpath Debugging Using X Traces.....	100
<i>Mehdi Dehbashi and Görschwin Fey</i>	

Automated Formal Verification of X Propagation with Respect to Testability Issues.....	106
<i>Mehdi Dehbashi, Daniel Tille, Ulrike Pfannkuchen and Stephan Eggersgliß</i>	
Impact Analysis of Resistive Bridge within Deep Submicron Secured CMOS Circuits .....	112
<i>Ghania Ait Abdelmalek and Rezki Ziani</i>	
Design for Security Test on Cryptographic ICs for Design-Time Security Evaluation .....	118
<i>Cuiping Shao, Xiaobo Hu, Huiyun Li and Guoqing Xu</i>	
<b>Session 8: Test Generation &amp; Synthesis</b>	
Computational Complexity in Test-Generation Algorithms .....	124
<i>József Sziray</i>	
Modeling Sequential Circuits with Shared Structurally Synthesized BDDs .....	130
<i>Raimund Ubar, Mihhail Marenkov, Dmitri Mironov and Vladimir Viies</i>	
BDD Based Synthesis of Boolean Functions using Memristors .....	136
<i>Sayak Chakraborti, Varun Chowdhary Paturi, Kamalika Datta and Indranil Sengupta</i>	
<b>Session 9: Reliability &amp; Computation</b>	
Reliability Analysis of CMOS Inverter Subjected to AC DC NBTI Stresses .....	142
<i>Amel Chenouf, Boualem Djezzar, Abdelmadjid Benadelmoumene, Hakim Tahi and Mohamed Goudjil</i>	
Memristor-Crossbar Networks for Performing Parallel Computations Using Sneak Paths.....	147
<i>Alvaro Velasquez and Sumit Jha</i>	
ZnO Based Gas Sensor Testing.....	153
<i>Bakha Yamna, Djeridane Yassine, Aouimeur Walid, Menasri Lamia, Hamzaoui Saad and Abderrazak Smatti</i>	
Translating of MATLAB /SIMULINK Models to Synchronous Dataflow Graph forParallelism Analysis and Programming Embedded Multicore Systems .....	156
<i>Kaouther Guesmi and Salem Hasnaoui</i>	
<b>Session 10: Arithmetic FPGA Implementation</b>	
Rapid Prototyping of PVS into FPGA: From Model Based Design to FPGA/ASICs Implementation.....	162
<i>Sabrina Titri and Cherif Larbes</i>	
Enhanced Bit-Width Optimization for Linear Circuits with Feedbacks.....	168
<i>El-Sedik Lamini, Rima Bellal, Samir Tagzout, Hac`ene Belbachir and Adel Belouchrani</i>	
A New BinaryArithmetic for Finite-Word-Length Linear Controllers: MEMS Applications .....	174
<i>Abdelkrim Kamel Oudjida, Ahmed Liacha, Mohamed Lamine Berrandjia and Nicolas Chaillet</i>	

A New Efficient Reduction Scheme to Implement Tree Multipliers on FPGAs.....	180
<i>Khaldoon Mhaidat and Abdumughni Hamzah</i>	
<b>Poster Sessions</b>	
<b>Analog &amp; RF Design</b>	
A 0.9 V Low Power Reconfigurable CMOS Folded Cascode LNA For Multi-Standard Wireless Applications.....	185
<i>Abdelkader Taibi, Abdelhalim Slimane, Sid Ahmed Tedjini, Mohend Tahar Belaroussi, Djabar Maafrri and Mohamed Trabelsi</i>	
A Comparative Study of Various Microstrip Bandpass Filters Topologies for UWB Applications .....	189
<i>Abdelhalim A. Saadi, Mustapha C.E. Yagoub and Rachida Touhami</i>	
<b>Digital Design &amp; Verification</b>	
Formal Verification of AUTOSAR FlexRay State Manager.....	193
<i>Ghada Bahig, Amr El-Kadi and Ashraf Salem</i>	
A High Radix Montgomery Multiplier with Concurrent Error Detection.....	199
<i>Georgios Zervakis, Nikolaos Eftaxiopoulos, Kostas Tsoumanis, Nicholas Axelos and Kiamal Pekmestzi</i>	
Modulo $2^n + 1$ Addition and Multiplication for Redundant Operands.....	205
<i>Kostas Tsoumanis, Constantinos Efstathiou and Kiamal Pekmestzi</i>	
Design and Implementation of a Wishbone Bridge for an iSLIP Based NoC .....	211
<i>Nejib Mediouni, Samir Ben Abid, Oussama Kallel, Salem Hasnaoui and Kaouthar Gasmii</i>	
A Survey of GF (2m) Multipliers on FPGA .....	215
<i>Amina Selma Haichour and Mhamed Hamadouche</i>	
An Improved Electronic Voting Machine Using a Microcontroller and a Smart Card .....	219
<i>Karima Dichou, Faycal Rahmoune and Victor Tourtchine</i>	
High throughput Parallel Montgomery Modular Exponentiation on FPGA.....	225
<i>Nadjia Anane and Mohamed Anane</i>	
<b>Test &amp; Reliability</b>	
Reaction-Diffusion Model for interface traps induced by BTS stress including H <sup>+</sup> , H and H <sub>2</sub> as Diffusion Species.....	231
<i>Mohamed Boubaaya, Hakim Tahi, Boualem Djeddar, Karim Benmassai, Abdelmadjid Benabdelmoumen, Mohamed Goudjil, Djamilia Doumaz and Abdelhak Ferhat Hamida</i>	
Investigation of Defect Microstructures Responsible for NBTI Degradation Using Effective Dipole Moment Extraction.....	236
<i>Hakim Tahi, Boualem Djeddar, Karim Benmassai, Mohamed Boubaaya, Abdelmadjid Benabdelmoumene, Amel Chenouf and Mohamed Goudjil</i>	

Analytical approach of the impact of Through Silicon Via on the performance of CMOS devices .....	242
<i>Benkechkache Mohamed El Amine, Latreche Saida and Gian Franco Dalla Betta</i>	
Reliability Assessment of Backward Error Recovery for SRAM-based FPGAs.....	248
<i>Fouad Sahraoui, Fakhreddine Ghaffari, Benkhelifa Mohamed El Amine and Bertrand Granado</i>	
 <b>IC/MEMS /Solar Cell Modeling</b>	
TSV-Based 3D Integration Fabrication Technologies: An Overview.....	253
<i>Khaled Mohamed</i>	
Modeling of Silicon MEMS Capacitive Pressure Sensor for biomedical Applications .....	261
<i>Abdelghani Lakhdari, Nasr-Eddine Mekkakia Maaza, Maamar Azouza, Abdellah Bougenna and Moadh Kichene</i>	