

# **2015 20th Asia and South Pacific Design Automation Conference**

**(ASP-DAC 2015)**

**Chiba, Japan  
19-22 January 2015**



**IEEE Catalog Number: CFP15ASP-POD  
ISBN: 978-1-4799-7793-2**

# TABLE OF CONTENTS

<b>THE REQUIRED TECHNOLOGIES FOR AUTOMOTIVE TOWARDS 2020</b> .....	1
<i>Wolz, Udo</i>	
<b>AN HDL-SYNTHESIZED GATED-EDGE-INJECTION PLL WITH A CURRENT OUTPUT DAC</b> .....	2
<i>Yang, Dongsheng ; Deng, Wei ; Ueno, Tomohiro ; Siriburanon, Teerachot ; Kondo, Satoshi ; Okada, Kenichi ; Matsuzawa, Akira</i>	
<b>AN OSCILLATOR-BASED TRUE RANDOM NUMBER GENERATOR WITH PROCESS AND TEMPERATURE TOLERANCE</b> .....	4
<i>Amaki, Takehiko ; Hashimoto, Masanori ; Onoye, Takao</i>	
<b>IMPLEMENTATION OF DOUBLE ARBITER PUF AND ITS PERFORMANCE EVALUATION ON FPGA</b> .....	6
<i>Machida, Takanori ; Yamamoto, Dai ; Iwamoto, Mitsugu ; Sakiyama, Kazuo</i>	
<b>A NEGATIVE-RESISTANCE SENSE AMPLIFIER FOR LOW-VOLTAGE OPERATING STT-MRAM</b> .....	8
<i>Umeki, Yohei ; Yanagida, Koji ; Yoshimoto, Shusuke ; Izumi, Shintaro ; Yoshimoto, Masahiko ; Kawaguchi, Hiroshi ; Tsunoda, Koji ; Sugii, Toshihiro</i>	
<b>A HIGH STABILITY, LOW SUPPLY VOLTAGE AND LOW STANDBY POWER SIX-TRANSISTOR CMOS SRAM</b> .....	10
<i>Kobayashi, Nobuaki ; Ito, Ryusuke ; Enomoto, Tadayoshi</i>	
<b>AN EFFICIENT MULTI-PORT MEMORY CONTROLLER FOR MULTIMEDIA APPLICATIONS</b> .....	12
<i>Xuan-Thuan Nguyen ; Cong-Kha Pham</i>	
<b>RELIABILITY-CONFIGURABLE MIXED-GRAINED RECONFIGURABLE ARRAY COMPATIBLE WITH HIGH-LEVEL SYNTHESIS</b> .....	14
<i>Hashimoto, Masanori ; Alnajjar, Dawood ; Konoura, Hiroaki ; Mitsuyama, Yukio ; Shimada, Hajime ; Kobayashi, Kazutoshi ; Kanbara, Hiroyuki ; Ochi, Hiroyuki ; Imagawa, Takashi ; Wakabayashi, Kazutoshi ; Onoye, Takao ; Onodera, Hidetoshi</i>	
<b>A 14<math>\mu</math>A ECG PROCESSOR WITH NOISE TOLERANT HEART RATE EXTRACTOR AND FERAM FOR WEARABLE HEALTHCARE SYSTEMS</b> .....	16
<i>Nakai, Yozaburo ; Izumi, Shintaro ; Yamashita, Ken ; Nakano, Masanao ; Kawaguchi, Hiroshi ; Yoshimoto, Masahiko</i>	
<b>A 128-WAY FPGA PLATFORM FOR THE ACCELERATION OF KLMS ALGORITHM</b> .....	18
<i>Ren, Xiaowei ; Qihang Yu ; Chen, Badong ; Zheng, Nanning ; Ren, Pengju</i>	
<b>A REAL-TIME PERMUTATION ENTROPY COMPUTATION FOR EEG SIGNALS</b> .....	20
<i>Ren, Xiaowei ; Qihang Yu ; Chen, Badong ; Zheng, Nanning ; Ren, Pengju</i>	
<b>A HIGH EFFICIENT HARDWARE ARCHITECTURE FOR MULTIVIEW 3DTV</b> .....	22
<i>Jiang Yu ; Geng Liu ; Xin Zhang ; Pengju Ren</i>	
<b>DESIGN OF A SCALABLE MANY-CORE PROCESSOR FOR EMBEDDED APPLICATIONS</b> .....	24
<i>Hsiao-Wei Chien ; Lai, Jyun-Long ; Chao-Chieh Wu ; Huang, Chih-Tsun ; Hsu, Ting-Shuo ; Liou, Jing-Jia</i>	
<b>A DPA/DEMA/LEMA-RESISTANT AES CRYPTOGRAPHIC PROCESSOR WITH SUPPLY-CURRENT EQUALIZER AND MICRO EM PROBE SENSOR</b> .....	26
<i>Fujimoto, Daisuke ; Miura, Noriyuki ; Hayashi, Yu-ichi ; Homma, Naofumi ; Aoki, Takafumi ; Nagata, Makoto</i>	
<b>A 64<math>\times</math>64 1200FPS DUAL-MODE CMOS ION-IMAGE SENSOR FOR ACCURATE DNA SEQUENCING</b> .....	28
<i>Huang, Xiwei ; Jing Guo ; Mei Yan ; Hao Yu</i>	
<b>A 0.21-V MINIMUM INPUT, 73.6% MAXIMUM EFFICIENCY, FULLY INTEGRATED 3-TERMINAL VOLTAGE CONVERTER WITH MPPT FOR LOW-VOLTAGE ENERGY HARVESTERS</b> .....	30
<i>Ozaki, Toshihiro ; Hirose, Tetsuya ; Nagai, Takahiro ; Tsubaki, Keishi ; Kuroki, Nobutaka ; Numa, Masahiro</i>	
<b>DUAL-OUTPUT WIRELESS POWER DELIVERY SYSTEM FOR SMALL SIZE LARGE VOLUME WIRELESS MEMORY CARD</b> .....	32
<i>Hashiba, Junki ; Kawajiri, Toru ; Hasegawa, Yuya ; Ishikuro, Hiroki</i>	
<b>A TRI-LEVEL 50MS/S 10-BIT CAPACITIVE-DAC FOR BLUETOOTH APPLICATIONS</b> .....	34
<i>Kanemoto, Daisuke ; Oshiro, Keigo ; Yoshida, Keiji ; Kanaya, Haruichi</i>	
<b>A TAIL-CURRENT MODULATED VCO WITH ADAPTIVE-BIAS SCHEME</b> .....	36
<i>Aravind Tharayil Narayanan ; Wei Deng ; Okada, Kenichi ; Matsuzawa, Akira</i>	

<b>A LOW-POWER VCO BASED ADC WITH ASYNCHRONOUS SIGMA-DELTA MODULATOR IN 65NM CMOS</b> .....	38
<i>Jili Zhang ; Chenluan Wang ; Shengxi Diao ; Fujiang Lin</i>	
<b>A 0.5-V 5.8-GHZ LOW-POWER ASYMMETRICAL QPSK/OOK TRANSCEIVER FOR WIRELESS SENSOR NETWORK</b> .....	40
<i>Ikeda, Sho ; Sang-yeop Lee ; Yonezawa, Shin ; Yiming Fang ; Takayasu, Motohiro ; Hamada, Taisuke ; Ishikawa, Yosuke ; Ito, Hiroyuki ; Ishihara, Noboru ; Masu, Kazuya</i>	
<b>A 58.3-TO-65.4 GHZ 34.2 MW SUB-HARMONICALLY INJECTION-LOCKED PLL WITH A SUB-SAMPLING PHASE DETECTION</b> .....	42
<i>Siriburanon, Teerachot ; Ueno, Tomohiro ; Kimura, Kento ; Kondo, Satoshi ; Deng, Wei ; Okada, Kenichi ; Matsuzawa, Akira</i>	
<b>CIRCUIT AND PACKAGE DESIGN FOR 44GB/S INDUCTIVE-COUPLING DRAM/SOC INTERFACE</b> .....	44
<i>Okada, Akira ; Raziz Junaidi, Abdul ; Take, Yasuhiro ; Kosuge, Atsutake ; Kuroda, Tadahiro</i>	
<b>DESIGN AND ANALYSIS FOR THRUCHIP DESIGN FOR MANUFACTURING (DFM)</b> .....	46
<i>Li-Chung Hsu ; Take, Yasuhiro ; Kosuge, Atsutake ; Hasegawa, So ; Kadamoto, Junichiro ; Kuroda, Tadahiro</i>	
<b>A NOVEL APPROACH USING A MINIMUM COST MAXIMUM FLOW ALGORITHM FOR FAULT-TOLERANT TOPOLOGY RECONFIGURATION IN NOC ARCHITECTURES</b> .....	48
<i>Liu, Leibo ; Ren, Yu ; Chenchen Deng ; Yin, Shouyi ; Shaojun Wei ; Jie Han</i>	
<b>ADAPTIVE REMAINING HOP COUNT FLOW CONTROL: CONSIDER THE INTERACTION BETWEEN PACKETS</b> .....	54
<i>Peng Wang ; Ma, Sheng ; Hongyi Lu ; Wang, Zhiying ; Chen Li</i>	
<b>A FLEXIBLE HARDWARE BARRIER MECHANISM FOR MANY-CORE PROCESSORS</b> .....	61
<i>Soga, Takeshi ; Sasaki, Hiroshi ; Hirao, Tomoya ; Kondo, Masaaki ; Inoue, Koji</i>	
<b>A PERFORMANCE ENHANCED DUAL-SWITCH NETWORK-ON-CHIP ARCHITECTURE</b> .....	69
<i>Lian Zeng ; Watanabe, Takahiro</i>	
<b>A CROSS-LAYER FRAMEWORK FOR DESIGNING AND OPTIMIZING DEEPLY-SCALED FINFET-BASED SRAM CELLS UNDER PROCESS VARIATIONS</b> .....	75
<i>Shafaei, Alireza ; Shuang Chen ; Yanzhi Wang ; Pedram, Massoud</i>	
<b>CONTROLLED PLACEMENT OF STANDARD CELL MEMORY ARRAYS FOR HIGH DENSITY AND LOW POWER IN 28NM FD-SOI</b> .....	81
<i>Temam, Adam ; Rossi, Davide ; Meinerzhagen, Pascal ; Benini, Luca ; Burg, Andreas</i>	
<b>MICROARCHITECTURAL-LEVEL STATISTICAL TIMING MODELS FOR NEAR-THRESHOLD CIRCUIT DESIGN</b> .....	87
<i>Shiomi, Jun ; Ishihara, Tohru ; Onodera, Hidetoshi</i>	
<b>STRESS-AWARE P/G TSV PLANNING IN 3D-ICS</b> .....	94
<i>Wang, Shengcheng ; Firouzi, Farshad ; Oboril, Fabian ; Tahoori, Mehdi B.</i>	
<b>QUANTITATIVE MODELING OF RACETRACK MEMORY, A TRADEOFF AMONG AREA, PERFORMANCE, AND POWER</b> .....	100
<i>Chao Zhang ; Guangyu Sun ; Weiqi Zhang ; Fan Mi ; Hai Li ; Zhao, Weisheng</i>	
<b>TECHNOLOGICAL EXPLORATION OF RRAM CROSSBAR ARRAY FOR MATRIX-VECTOR MULTIPLICATION</b> .....	106
<i>Peng Gu ; Boxun Li ; Tianqi Tang ; Yu, Shimeng ; Yu Cao ; Wang, Yu ; Yang, Huazhong</i>	
<b>MODELING FRAMEWORK FOR CROSS-POINT RESISTIVE MEMORY DESIGN EMPHASIZING RELIABILITY AND VARIABILITY ISSUES</b> .....	112
<i>Yang Zheng ; Xu, Cong ; Xie, Yuan</i>	
<b>A DEFECT-AWARE APPROACH FOR MAPPING RECONFIGURABLE SINGLE-ELECTRON TRANSISTOR ARRAYS</b> .....	118
<i>Huang, Ching-Yi ; Liu, Chian-Wei ; Wang, Chun-Yao ; Chen, Yung-Chih ; Datta, Suman ; Narayanan, Vijaykrishnan</i>	
<b>POWERING THE IOT: STORAGE-LESS AND CONVERTER-LESS ENERGY HARVESTING</b> .....	124
<i>Lee, Hyung Gyu ; Chang, Naehyuck</i>	
<b>DISTRIBUTED COMPUTING IN IOT: SYSTEM-ON-A-CHIP FOR SMART CAMERAS AS AN EXAMPLE</b> .....	130
<i>Chien, Shao-Yi ; Chan, Wei-Kai ; Tseng, Yu-Hsiang ; Lee, Chia-Han ; Somayazulu, V.Srinivasa ; Chen, Yen-Kuang</i>	
<b>DATA SENSING AND ANALYSIS: CHALLENGES FOR WEARABLES</b> .....	136
<i>Williamson, James ; Qi Liu ; Fenglong Lu ; Mohrman, Wyatt ; Kun Li ; Dick, Robert ; Li Shang</i>	
<b>SHUTTLENOC: BOOSTING ON-CHIP COMMUNICATION EFFICIENCY BY ENABLING LOCALIZED POWER ADAPTATION</b> .....	142
<i>Lu, Hang ; Yan, Guihai ; Han, Yinhe ; Ying Wang ; Xiaowei Li</i>	

<b>ENERGY-EFFICIENT OPTICAL CROSSBARS ON CHIP WITH MULTI-LAYER DEPOSITED SILICON .....</b>	<b>148</b>
<i>Li, Hui ; Le Beux, Sebastien ; Nicolescu, Gabriela ; O'Connor, Ian</i>	
<b>TWO-PHASE PROTOCOL CONVERTERS FOR 3D ASYNCHRONOUS 1-OF-N DATA LINKS .....</b>	<b>154</b>
<i>Pontes, Julian ; Vivet, Pascal ; Thonmart, Yvain</i>	
<b>FINE-GRAINED RUNTIME POWER BUDGETING FOR NETWORKS-ON-CHIP .....</b>	<b>160</b>
<i>Wang, Xiaohang ; Tengfei Wang ; Mak, Terrence ; Yang, Mei ; Jiang, Yingtao ; Daneshtalab, Masoud</i>	
<b>NONVOLATILE MEMORY ALLOCATION AND HIERARCHY OPTIMIZATION FOR HIGH-LEVEL SYNTHESIS .....</b>	<b>166</b>
<i>Li, Shuangchen ; Ang Li ; Liu, Yongpan ; Xie, Yuan ; Huazhong Yang</i>	
<b>REVERSE BDD-BASED SYNTHESIS FOR SPLITTER-FREE OPTICAL CIRCUITS .....</b>	<b>172</b>
<i>Wille, Robert ; Keszocze, Oliver ; Hopfmuller, Clemens ; Drechsler, Rolf</i>	
<b>DETERMINING THE MINIMAL NUMBER OF SWAP GATES FOR MULTI-DIMENSIONAL NEAREST NEIGHBOR QUANTUM CIRCUITS .....</b>	<b>178</b>
<i>Lye, Aaron ; Wille, Robert ; Drechsler, Rolf</i>	
<b>DESIGN AND OPTIMIZATION OF 3D DIGITAL MICROFLUIDIC BIOCHIPS FOR THE POLYMERASE CHAIN REACTION .....</b>	<b>184</b>
<i>Li, Zipeng ; Ho, Tsung-Yi ; Chakrabarty, Krishnendu</i>	
<b>AN ACCURATE AND LOW-COST PM2.5 ESTIMATION METHOD BASED ON ARTIFICIAL NEURAL NETWORK .....</b>	<b>190</b>
<i>Xia, Lixue ; Rong Luo ; Bin Zhao ; Yu Wang ; Huazhong Yang</i>	
<b>ITERATIVE DISPARITY VOTING BASED STEREO MATCHING ALGORITHM AND ITS HARDWARE IMPLEMENTATION .....</b>	<b>196</b>
<i>Zhi Hu ; Yibo Fan ; Xiaoyang Zeng</i>	
<b>OBSTACLE-AVOIDING WIND TURBINE PLACEMENT FOR POWER-LOSS AND WAKE-EFFECT OPTIMIZATION .....</b>	<b>202</b>
<i>Wu, Yu-Wei ; Shi, Yi-Yu ; Roy, Sudip ; Ho, Tsung-Yi</i>	
<b>AN EFFICIENT LINEAR TIME TRIPLE PATTERNING SOLVER .....</b>	<b>208</b>
<i>Tian, Haitong ; Zhang, Hongbo ; Xiao, Zigang ; Wong, Martin D.F.</i>	
<b>GATE SIZING AND THRESHOLD VOLTAGE ASSIGNMENT FOR HIGH PERFORMANCE MICROPROCESSOR DESIGNS .....</b>	<b>214</b>
<i>Reimann, Tiago ; Sze, Cliff C.N. ; Reis, Ricardo</i>	
<b>ANALYTICAL PLACEMENT FOR RECTILINEAR BLOCKS .....</b>	<b>220</b>
<i>Takashima, Yasuhiro</i>	
<b>IR TO ROUTING CHALLENGE AND SOLUTION FOR INTERPOSER-BASED DESIGN .....</b>	<b>226</b>
<i>Fang, Eric Jia-Wei ; Terry Chi-Jih Shih ; Darton Shen-Yu Huang</i>	
<b>AGING MITIGATION IN MEMORY ARRAYS USING SELF-CONTROLLED BIT-FLIPPING TECHNIQUE .....</b>	<b>231</b>
<i>Gebregeorgis, Anteneh ; Ebrahimi, Mojtaba ; Kiamehr, Saman ; Oboril, Fabian ; Hamdioui, Said ; Tahoori, Mehdi B.</i>	
<b>DESIGN METHODOLOGY FOR APPROXIMATE ACCUMULATOR BASED ON STATISTICAL ERROR MODEL .....</b>	<b>237</b>
<i>Liu, Chang ; Yang, Xinghua ; Qiao, Fei ; Qi Wei ; Yang, Huazhong</i>	
<b>MULTIPLE INDEPENDENT GATE FETS: HOW MANY GATES DO WE NEED? .....</b>	<b>243</b>
<i>Amaru, Luca ; Hills, Gage ; Gaillardon, Pierre-Emmanuel ; Mitra, Subhasish ; De Micheli, Giovanni</i>	
<b>POLYNOMIAL TIME ALGORITHM FOR AREA AND POWER EFFICIENT ADDER SYNTHESIS IN HIGH-PERFORMANCE DESIGNS .....</b>	<b>249</b>
<i>Roy, Subhendu ; Choudhury, Mihir ; Puri, Ruchir ; Pan, David Z.</i>	
<b>ACCELERATING SAT-BASED BOOLEAN MATCHING FOR HETEROGENEOUS FPGAS USING ONE-HOT ENCODING AND CEGAR TECHNIQUE .....</b>	<b>255</b>
<i>Matsunaga, Yusuke</i>	
<b>NEGOTIATION-BASED TASK SCHEDULING AND STORAGE CONTROL ALGORITHM TO MINIMIZE USER'S ELECTRIC BILLS UNDER DYNAMIC PRICES .....</b>	<b>261</b>
<i>Ji Li ; Wang, Yanzhi ; Lin, Xue ; Nazarian, Shahin ; Pedram, Massoud</i>	
<b>MANY-TO-MANY ACTIVE CELL BALANCING STRATEGY DESIGN .....</b>	<b>267</b>
<i>Kauer, Matthias ; Narayanaswamy, Swaminathan ; Steinhorst, Sebastian ; Lukaszewicz, Martin ; Chakraborty, Samarjit</i>	
<b>INTRA-VEHICLE NETWORK ROUTING ALGORITHM FOR WIRING WEIGHT AND WIRELESS TRANSMIT POWER MINIMIZATION .....</b>	<b>273</b>
<i>Ta-Yang Huang ; Chia-Jui Chang ; Lin, Chung-Wei ; Sudip Roy ; Tsung-Yi Ho</i>	

<b>AN AUTONOMOUS DECENTRALIZED MECHANISM FOR ENERGY INTERCHANGES WITH ACCELERATED DIFFUSION BASED ON MCMC</b> .....	279
<i>Sakumoto, Yusuke ; Taniguchi, Ittetsu</i>	
<b>ASP-DAC 2015 KEYNOTE SPEECH II PROGRAMMABLE NETWORK</b> .....	285
<i>Takahara, Atsushi</i>	
<b>MACHINE LEARNING AND PATTERN MATCHING IN PHYSICAL DESIGN</b> .....	286
<i>Yu, Bei ; Pan, David Z. ; Matsunawa, Tetsuaki ; Zeng, Xuan</i>	
<b>SELF-LEARNING AND ADAPTIVE BOARD-LEVEL FUNCTIONAL FAULT DIAGNOSIS</b> .....	294
<i>Ye, Fangming ; Chakrabarty, Krishnendu ; Zhang, Zhaobo ; Gu, Xinli</i>	
<b>FAST STATISTICAL ANALYSIS OF RARE FAILURE EVENTS FOR MEMORY CIRCUITS IN HIGH-DIMENSIONAL VARIATION SPACE</b> .....	302
<i>Sun, Shupeng ; Li, Xin</i>	
<b>DATA MINING IN FUNCTIONAL TEST CONTENT OPTIMIZATION</b> .....	308
<i>Wang, Li-C.</i>	
<b>CHECKPOINT-AWARE INSTRUCTION SCHEDULING FOR NONVOLATILE PROCESSOR WITH MULTIPLE FUNCTIONAL UNITS</b> .....	316
<i>Mimi Xie ; Chen Pan ; Jingtong Hu ; Yang, Chengmo ; Chen, Yiran</i>	
<b>BALLOONFISH: UTILIZING MORPHABLE RESISTIVE MEMORY IN MOBILE VIRTUALIZATION</b> .....	322
<i>Long, Linbo ; Liu, Duo ; Zhu, Xiao ; Zhong, Kan ; Shao, Zili ; Sha, Edwin H.-M.</i>	
<b>A THREE-STAGE-WRITE SCHEME WITH FLIP-BIT FOR PCM MAIN MEMORY</b> .....	328
<i>Yanbin Li ; Xin Li ; Lei Ju ; Zhiping Jia</i>	
<b>A GARBAGE COLLECTION AWARE STRIPPING METHOD FOR SOLID-STATE DRIVES</b> .....	334
<i>Min Huang ; Wang, Yi ; Zhaoqing Liu ; Liyan Qiao ; Shao, Zili</i>	
<b>UNIFIED NON-VOLATILE MEMORY AND NAND FLASH MEMORY ARCHITECTURE IN SMARTPHONES</b> .....	340
<i>Chen, Renhai ; Wang, Yi ; Hu, Jingtong ; Liu, Duo ; Shao, Zili ; Guan, Yong</i>	
<b>A RETARGETABLE AND ACCURATE METHODOLOGY FOR LOGIC-IP-INTERNAL ELECTROMIGRATION ASSESSMENT</b> .....	346
<i>Jain, Palkesh ; Sapatnekar, Sachin S. ; Cortadella, Jordi</i>	
<b>NEW ELECTROMIGRATION MODELING AND ANALYSIS CONSIDERING TIME-VARYING TEMPERATURE AND CURRENT DENSITIES</b> .....	352
<i>Hai-Bao Chen ; Tan, Sheldon X.-D. ; Huang, Xin ; Sukharev, Valeriy</i>	
<b>GENERATING CIRCUIT CURRENT CONSTRAINTS TO GUARANTEE POWER GRID SAFETY</b> .....	358
<i>Moudallal, Zahi ; Najm, Farid N.</i>	
<b>BEE: PREDICTING REALISTIC WORST CASE AND STOCHASTIC EYE DIAGRAMS BY ACCOUNTING FOR CORRELATED BITSTREAMS AND CODING STRATEGIES</b> .....	366
<i>Karthik, Aadithya V. ; Ray, Sayak ; Roychowdhury, Jaijeet</i>	
<b>A FAST PARALLEL APPROACH FOR COMMON PATH PESSIMISM REMOVAL</b> .....	372
<i>Chung-Hao Tsai ; Wai-Kei Mak</i>	
<b>DETAILED-ROUTING-DRIVEN ANALYTICAL STANDARD-CELL PLACEMENT</b> .....	378
<i>Huang, Chau-Chin ; Chien-Hsiung Chiou ; Kai-Han Tseng ; Chang, Yao-Wen</i>	
<b>AN APPROACH TO ANCHORING AND PLACING HIGH PERFORMANCE CUSTOM DIGITAL DESIGNS</b> .....	384
<i>Liu, Shih-Ying ; Chen, Tung-Chieh ; Chen, Hung-Ming</i>	
<b>NON-STITCH TRIPLE PATTERNING-AWARE ROUTING BASED ON CONFLICT GRAPH PRE-COLORING</b> .....	390
<i>Po-Ya Hsu ; Yao-Wen Chang</i>	
<b>CUT MASK OPTIMIZATION WITH WIRE PLANNING IN SELF-ALIGNED MULTIPLE PATTERNING FULL-CHIP ROUTING</b> .....	396
<i>Fang, Shao-Yun</i>	
<b>A LENGTH MATCHING ROUTING METHOD FOR DISORDERED PINS IN PCB DESIGN</b> .....	402
<i>Ran Zhang ; Tiejuan Pan ; Li Zhu ; Watanabe, Takahiro</i>	
<b>SYSTEMS MODELING FOR ADDITIONAL DEVELOPMENT IN AUTOMOTIVE E/E ARCHITECTURE</b> .....	408
<i>Nishimura, Hidekazu</i>	
<b>IMPLEMENTATION AND EVALUATION OF IMAGE RECOGNITION ALGORITHM FOR AN INTELLIGENT VEHICLE USING HETEROGENEOUS MULTI-CORE SOC</b> .....	410
<i>Ozaki, Nau ; Uchiyama, Masato ; Tanabe, Yasuki ; Miyazaki, Shuichi ; Sawada, Takaaki ; Tamai, Takanori ; Banno, Moriyasu</i>	
<b>TREND IN POWER DEVICES FOR ELECTRIC AND HYBRID ELECTRIC VEHICLES</b> .....	416
<i>Hussein, Khalid ; Fujita, Akira ; Sato, Katsumi</i>	

<b>MULTILANE RACETRACK CACHES: IMPROVING EFFICIENCY THROUGH COMPRESSION AND INDEPENDENT SHIFTING .....</b>	<b>417</b>
<i>Haifeng Xu ; Yong Li ; Melhem, Rami ; Jones, Alex K.</i>	
<b>MANAGING HYBRID ON-CHIP SCRATCHPAD AND CACHE MEMORIES FOR MULTI-TASKING EMBEDDED SYSTEMS .....</b>	<b>423</b>
<i>Zimeng Zhou ; Lei Ju ; Zhiping Jia ; Xin Li</i>	
<b>OPTIMIZING THREAD-TO-CORE MAPPING ON MANYCORE PLATFORMS WITH DISTRIBUTED TAG DIRECTORIES .....</b>	<b>429</b>
<i>Liu, Guantao ; Schmidt, Tim ; Domer, Rainer ; Dingankar, Ajit ; Kirkpatrick, Desmond</i>	
<b>ACCELERATING NON-VOLATILE/HYBRID PROCESSOR CACHE DESIGN SPACE EXPLORATION FOR APPLICATION SPECIFIC EMBEDDED SYSTEMS .....</b>	<b>435</b>
<i>Haque, Mohammad Shihabul ; Ang Li ; Kumar, Akash ; Qingsong Wei</i>	
<b>ACCURATE PASSIVITY-ENFORCED MACROMODELING FOR RF CIRCUITS VIA ITERATIVE ZERO/POLE UPDATE BASED ON MEASUREMENT DATA .....</b>	<b>441</b>
<i>Ying-Chih Wang ; Shihui Yin ; Minhee Jun ; Xin Li ; Pileggi, Lawrence T. ; Mukherjee, Tamal ; Negi, Rohit</i>	
<b>PHYSICAL VERIFICATION FLOW FOR HIERARCHICAL ANALOG IC DESIGN CONSTRAINTS .....</b>	<b>447</b>
<i>Meyer zu Bexten, Volker ; Tristl, Markus ; Jerke, Goran ; Marquardt, Hartmut ; Medhat, Dina</i>	
<b>AUTOMATIC DESIGN FOR ANALOG/RF FRONT-END SYSTEM IN 802.11AC RECEIVER .....</b>	<b>454</b>
<i>Zhijian Pan ; Chuan Qin ; Zuoqiang Ye ; Wang, Yan</i>	
<b>SIPREDICT: EFFICIENT POST-LAYOUT WAVEFORM PREDICTION VIA SYSTEM IDENTIFICATION .....</b>	<b>460</b>
<i>Qicheng Huang ; Xiao Li ; Fan Yang ; Xuan Zeng ; Xin Li</i>	
<b>USEFUL CLOCK SKEW SCHEDULING USING ADJUSTABLE DELAY BUFFERS IN MULTI-POWER MODE DESIGNS .....</b>	<b>466</b>
<i>Kim, Juyeon ; Kim, Taewhan</i>	
<b>FAST CLOCK SKEW SCHEDULING BASED ON SPARSE-GRAPH ALGORITHMS .....</b>	<b>472</b>
<i>Ewetz, Rickard ; Janarthanan, Shankarshana ; Koh, Cheng-Kok</i>	
<b>MODELING AND OPTIMIZATION OF LOW POWER RESONANT CLOCK MESH .....</b>	<b>478</b>
<i>Wulong Liu ; Chen, Guoqing ; Yu Wang ; Huazhong Yang</i>	
<b>SYNTHESIS OF RESONANT CLOCK NETWORKS SUPPORTING DYNAMIC VOLTAGE / FREQUENCY SCALING .....</b>	<b>484</b>
<i>Seyong Ahn ; Minseok Kang ; Papaefthymiou, Marios C. ; Taewhan Kim</i>	
<b>AN EFFICIENT STT-RAM-BASED REGISTER FILE IN GPU ARCHITECTURES .....</b>	<b>490</b>
<i>Liu, Xiaoxiao ; Mao, Mengjie ; Bi, Xiuyuan ; Li, Hai ; Chen, Yiran</i>	
<b>A BIT-WRITE REDUCTION METHOD BASED ON ERROR-CORRECTING CODES FOR NON-VOLATILE MEMORIES .....</b>	<b>496</b>
<i>Tawada, Masashi ; Kimura, Shinji ; Yanagisawa, Masao ; Togawa, Nozomu</i>	
<b>MINIMIZING MLC PCM WRITE ENERGY FOR FREE THROUGH PROFILING-BASED STATE REMAPPING .....</b>	<b>502</b>
<i>Zhao, Mengying ; Yuan Xue ; Chengmo Yang ; Xue, Chun Jason</i>	
<b>IMPROVING PERFORMANCE AND LIFETIME OF DRAM-PCM HYBRID MAIN MEMORY THROUGH A PROACTIVE PAGE ALLOCATION STRATEGY .....</b>	<b>508</b>
<i>Khouzani, Hoda Aghaei ; Yang, Chengmo ; Jingtong Hu</i>	
<b>ENHANCED LCCG: A NOVEL TEST CLOCK GENERATION SCHEME FOR FASTER-THAN-AT-SPEED DELAY TESTING .....</b>	<b>514</b>
<i>Pei, Songwei ; Ye Geng ; Li, Huawei ; Jun Liu ; Song Jin</i>	
<b>AN EFFICIENT 3D-IC ON-CHIP TEST FRAMEWORK TO EMBED TSV TESTING IN MEMORY BIST .....</b>	<b>520</b>
<i>Liang-Che Li ; Wen-Hsuan Hsu ; Kuen-Jong Lee ; Chun-Lung Hsu</i>	
<b>AN INTEGRATED TEMPERATURE-CYCLING ACCELERATION AND TEST TECHNIQUE FOR 3D STACKED ICs .....</b>	<b>526</b>
<i>Aghaei, Nima ; Zebo Peng ; Eles, Petru</i>	
<b>SOFTWARE-BASED TEST AND DIAGNOSIS OF SOCS USING EMBEDDED AND WIDE-I/O DRAM .....</b>	<b>532</b>
<i>Deutsch, Sergej ; Chakrabarty, Krishnendu</i>	
<b>LOGIC-DRAM CO-DESIGN TO EFFICIENTLY REPAIR STACKED DRAM WITH UNUSED SPARES .....</b>	<b>538</b>
<i>Minjie Lv ; Sun, Hongbin ; Jingmin Xin ; Zheng, Nanning</i>	
<b>ELECTROMIGRATION-AWARE REDUNDANT VIA INSERTION .....</b>	<b>544</b>
<i>Pak, Jiwoo ; Bei Yu ; Pan, David Z.</i>	

<b>SYNTHESIS OF RESILIENT CIRCUITS FROM GUARDED ATOMIC ACTIONS</b> .....	550
<i>Yuankai Chen ; Hai Zhou</i>	
<b>INCREMENTAL LATIN HYPERCUBE SAMPLING FOR LIFETIME STOCHASTIC BEHAVIORAL MODELING OF ANALOG CIRCUITS</b> .....	556
<i>Yen-Lung Chen ; Wu, Wei ; Liu, Chien-Nan Jimmy ; He, Lei</i>	
<b>ASP-DAC 2015 KEYNOTE SPEECH III: WHEN AND HOW WILL AN AI BE SMART ENOUGH TO DESIGN?</b> .....	562
<i>Arai, Noriko</i>	
<b>TOWARD LARGE-SCALE ACCESS-TRANSISTOR-FREE MEMRISTIVE CROSSBARS</b> .....	563
<i>Ghofrani, Amirali ; Lastras-Montano, Miguel Angel ; Cheng, Kwang-Ting</i>	
<b>READ CIRCUITS FOR RESISTIVE MEMORY (RERAM) AND MEMRISTOR-BASED NONVOLATILE LOGICS</b> .....	569
<i>Meng-Fan Chang ; Albert Lee ; Chien-Chen Lin ; Mon-Shu Ho ; Ping-Cheng Chen ; Chia-Chen Kuo ; Ming-Pin Chen ; Pei-Ling Tseng ; Tzu-Kun Ku ; Chien-Fu Chen ; Kai-Shin Li ; Jia-Min Shieh</i>	
<b>3D RERAM WITH FIELD ASSISTED SUPER-LINEAR THRESHOLD (FASTTM) SELECTOR TECHNOLOGY FOR SUPER-DENSE, LOW POWER, LOW LATENCY DATA STORAGE SYSTEMS</b> .....	575
<i>Sung Hyun Jo ; Kumar, Tanmay ; Asnaashari, Mehdi ; Lu, Wei D. ; Nazarian, Hagop</i>	
<b>MODELING AND DESIGN OPTIMIZATION OF RERAM</b> .....	576
<i>Kang, J.F. ; Li, H.T. ; Huang, P. ; Chen, Z. ; Gao, B. ; Liu, X.Y. ; Jiang, Z.Z. ; Wong, H.-S.P.</i>	
<b>EVALUATION OF RUNTIME MONITORING METHODS FOR REAL-TIME EVENT STREAMS</b> .....	582
<i>Biao Hu ; Huang, Kai ; Chen, Gang ; Knoll, Alois</i>	
<b>AUTOMATIC TIMING-COHERENT TRANSACTOR GENERATION FOR MIXED-LEVEL SIMULATIONS</b> .....	588
<i>Li-Chun Chen ; Hsin-I Wu ; Tsay, Ren-Song</i>	
<b>HYBRID COVERAGE ASSERTIONS FOR EFFICIENT COVERAGE ANALYSIS ACROSS SIMULATION AND EMULATION ENVIRONMENTS</b> .....	594
<i>Hsuan-Ming Chou ; Hong-Chang Wu ; Yi-Chiao Chen ; Jean Tsao ; Shih-Chieh Chang</i>	
<b>SWAT: ASSERTION-BASED DEBUGGING OF CONCURRENCY ISSUES AT SYSTEM LEVEL</b> .....	600
<i>Murillo, Luis Gabriel ; Bucs, Robert Lajos ; Hincapie, Daniel ; Leupers, Rainer ; Ascheid, Gerd</i>	
<b>COMMUNICATION PROTOCOL ANALYSIS OF TRANSACTION-LEVEL MODELS USING SATISFIABILITY MODULO THEORIES</b> .....	606
<i>Che-Wei Chang ; Domer, Rainer</i>	
<b>GUIDING FAULT-DRIVEN ADAPTION IN MULTICORE SYSTEMS THROUGH A RELIABILITY-AWARE STATIC TASK SCHEDULE</b> .....	612
<i>Duque, Laura A.Rozo ; Yang, Chengmo</i>	
<b>APPROXIMATION-AWARE SCHEDULING ON HETEROGENEOUS MULTI-CORE ARCHITECTURES</b> .....	618
<i>Cheng Tan ; Muthukaruppan, Thannirmalai Somu ; Mitra, Tulika ; Lei Ju</i>	
<b>COMPOSING REAL-TIME APPLICATIONS FROM COMMUNICATING BLACK-BOX COMPONENTS</b> .....	624
<i>Becker, Martin ; Masrur, Alejandro ; Chakraborty, Samarjit</i>	
<b>ENHANCED PARTITIONED SCHEDULING OF MIXED-CRITICALITY SYSTEMS ON MULTICORE PLATFORMS</b> .....	630
<i>Al-bayati, Zaid ; Qingling Zhao ; Youssef, Ahmed ; Haibo Zeng ; Zonghua Gu</i>	
<b>REDUCING DYNAMIC DISPATCH OVERHEAD (DDO) OF SLDL-SYNTHESIZED EMBEDDED SOFTWARE</b> .....	636
<i>Jiaxing Zhang ; Sanyuan Tang ; Schirner, Gunar</i>	
<b>CONTACT PITCH AND LOCATION PREDICTION FOR DIRECTED SELF-ASSEMBLY TEMPLATE VERIFICATION</b> .....	644
<i>Xiao, Zigang ; Du, Yuelin ; Wong, Martin D.F. ; Yi, He ; Wong, H.-S.Philip ; Zhang, Hongbo</i>	
<b>LAYOUT DECOMPOSITION CO-OPTIMIZATION FOR HYBRID E-BEAM AND MULTIPLE PATTERNING LITHOGRAPHY</b> .....	652
<i>Yunfeng Yang ; Luk, Wai-Shing ; Zhou, Hai ; Yan, Changhao ; Zeng, Xuan ; Dian Zhou</i>	
<b>POLYNOMIAL TIME OPTIMAL ALGORITHM FOR STENCIL ROW PLANNING IN E-BEAM LITHOGRAPHY</b> .....	658
<i>Daifeng Guo ; Yuelin Du ; Wong, Martin D.F.</i>	
<b>FAST MASK ASSIGNMENT USING POSITIVE SEMIDEFINITE RELAXATION IN LELE CUT TRIPLE PATTERNING LITHOGRAPHY</b> .....	665
<i>Kohira, Yukihide ; Matsui, Tomomi ; Yokoyama, Yoko ; Kodama, Chikaaki ; Takahashi, Atsushi ; Nojima, Shigeki ; Tanaka, Satoshi</i>	

<b>LAYOUT DECOMPOSITION FOR SPACER-IS-METAL (SIM) SELF-ALIGNED DOUBLE PATTERNING</b> .....	671
<i>Fang, Shao-Yun ; Yi-Shu Tai ; Yao-Wen Chang</i>	
<b>THE PROSPECTS OF NEXT GENERATION TELEVISION - JAPAN'S INITIATIVE TO 2020</b> .....	677
<i>Motohashi, Keiya</i>	
<b>8K LCD: TECHNOLOGIES AND CHALLENGES TOWARD THE REALIZATION OF SUPER HIGH VISION TV</b> .....	680
<i>Kumakura, Takeshi</i>	
<b>THE WORLD'S 1ST COMPLETE-4K SOC SOLUTION WITH HYBRID MEMORY SYSTEM</b> .....	684
<i>Murakami, Daisuke ; Soga, Yuki ; Imoto, Daisuke ; Watanabe, Yoshiharu ; Yamada, Takashi</i>	
<b>H.265/HEVC ENCODER FOR UHDTV</b> .....	687
<i>Ikeda, Mitsuo</i>	
<b>AN ACCURATE ACROSS METAMODELING TECHNIQUE FOR PROCESSOR ARCHITECTURE DESIGN SPACE EXPLORATION</b> .....	689
<i>Hongwei Wang ; Ziyuan Zhu ; Jinglin Shi ; Yongtao Su</i>	
<b>SPEEDING UP SINGLE PASS SIMULATION OF PLRUT CACHES</b> .....	695
<i>Schneider, Josef ; Peddersen, Jorgen ; Parameswaran, Sri</i>	
<b>ADAPT: AN ADAPTIVE MANYCORE METHODOLOGY FOR SOFTWARE PIPELINED APPLICATIONS</b> .....	701
<i>Xi Zhang ; Javaid, Haris ; Shafique, Muhammad ; Ambrose, Jude Angelo ; Henkel, Jorg ; Parameswaran, Sri</i>	
<b>A TRACE-DRIVEN APPROACH FOR FAST AND ACCURATE SIMULATION OF MANYCORE ARCHITECTURES</b> .....	707
<i>Butko, Anastasiia ; Garibotti, Rafael ; Ost, Luciano ; Lapotre, Vianney ; Gamatie, Abdoulaye ; Sassatelli, Gilles ; Adeniyi-Jones, Chris</i>	
<b>COMPACT MODELING OF MICROBATTERIES USING BEHAVIORAL LINEARIZATION AND MODEL-ORDER REDUCTION</b> .....	713
<i>Nesro, Mohammed S. ; Lizhong Sun ; Elfadel, Ibrahim M.</i>	
<b>GPU-ACCELERATED PARALLEL MONTE CARLO ANALYSIS OF ANALOG CIRCUITS BY HIERARCHICAL GRAPH-BASED SOLVER</b> .....	719
<i>Zhu, Yan ; Tan, Sheldon X.-D.</i>	
<b>AUTOMATED GENERATION OF HYBRID SYSTEM MODELS FOR REACHABILITY ANALYSIS OF NONLINEAR ANALOG CIRCUITS</b> .....	725
<i>Lee, Hyun-Sek Lukas ; Althoff, Matthias ; Hoelldampf, Stefan ; Olbrich, Markus ; Barke, Erich</i>	
<b>AREA EFFICIENT DEVICE-PARAMETER ESTIMATION USING SENSITIVITY-CONFIGURABLE RING OSCILLATOR</b> .....	731
<i>Iizuka, Shoichi ; Higuchi, Yuma ; Hashimoto, Masanori ; Onoye, Takao</i>	
<b>ON TEST SYNDROME MERGING FOR REASONING-BASED BOARD-LEVEL FUNCTIONAL FAULT DIAGNOSIS</b> .....	737
<i>Sun, Zelong ; Jiang, Li ; Xu, Qiang ; Zhang, Zhaobo ; Wang, Zhiyuan ; Gu, Xinli</i>	
<b>EVENT-DRIVEN TRANSIENT ERROR PROPAGATION: A SCALABLE AND ACCURATE SOFT ERROR RATE ESTIMATION APPROACH</b> .....	743
<i>Ebrahimi, Mojtaba ; Seyyedi, Razi ; Chen, Liang ; Tahoori, Mehdi B.</i>	
<b>A NOVEL METHODOLOGY FOR TESTING HARDWARE SECURITY AND TRUST EXPLOITING ON-CHIP POWER NOISE MEASUREMENT</b> .....	749
<i>Fujimoto, Daisuke ; Nagata, Makoto ; Bhasin, Shivam ; Danger, Jean-Luc</i>	
<b>HARDWARE TROJAN DETECTION USING EXHAUSTIVE TESTING OF K-BIT SUBSPACES</b> .....	755
<i>Lesperance, Nicole ; Kulkarni, Shrikant ; Kwang-Ting Cheng</i>	
<b>AROMA: A HIGHLY ACCURATE MICROCOMPONENT-BASED APPROACH FOR EMBEDDED PROCESSOR POWER ANALYSIS</b> .....	761
<i>Zih-Ci Huang ; Chen, Chi-Kang ; Tsay, Ren-Song</i>	
<b>BATTERY-AWARE MAPPING OPTIMIZATION OF LOOP NESTS FOR CGRAS</b> .....	767
<i>Yu Peng ; Yin, Shouyi ; Liu, Leibo ; Wei, Shaojun</i>	
<b>THOR: ORCHESTRATED THERMAL MANAGEMENT OF CORES AND NETWORKS IN 3D MANY-CORE ARCHITECTURES</b> .....	773
<i>Jinho Lee ; Ahn, Junwhan ; Kiyoun Choi ; Kang, Kyungsu</i>	
<b>EARLY STAGE REAL-TIME SOC POWER ESTIMATION USING RTL INSTRUMENTATION</b> .....	779
<i>Jianlei Yang ; Liwei Ma ; Kang Zhao ; Yici Cai ; Tin-Fook Ngai</i>	
<b>HETEROGENEOUS ARCHITECTURE DESIGN WITH EMERGING 3D AND NON-VOLATILE MEMORY TECHNOLOGIES</b> .....	785
<i>Qiaosha Zou ; Poremba, Matthew ; Rui He ; Wei Yang ; Zhao, Junfeng ; Xie, Yuan</i>	



<b>ALLEVIATE CHIP I/O PIN CONSTRAINTS FOR MULTICORE PROCESSORS THROUGH OPTICAL INTERCONNECTS .....</b>	<b>791</b>
<i>Zhehui Wang ; Jiang Xu ; Peng Yang ; Xuan Wang ; Zhe Wang ; Duong, Luan H.K. ; Zhifei Wang ; Haoran Li ; Maeda, Rafael K.V. ; Xiaowen Wu ; Yaoyao Ye ; Qinfen Hao</i>	
<b>A FAST AND ACCURATE NETWORK-ON-CHIP TIMING SIMULATOR WITH A FLIT PROPAGATION MODEL .....</b>	<b>797</b>
<i>Ting-Shuo Hsu ; Jun-Lin Chiu ; Chao-Kai Yu ; Jing-Jia Liou</i>	
<b>APPLICATION-LEVEL EMBEDDED COMMUNICATION TRACER FOR MANY-CORE SYSTEMS .....</b>	<b>803</b>
<i>Huang, Chih-Tsun ; Kuan-Chun Tasi ; Jun-Shen Lin ; Hsiao-Wei Chien</i>	
<b>TIMING-BASED ANOMALY DETECTION IN EMBEDDED SYSTEMS .....</b>	<b>809</b>
<i>Sixing Lu ; Minjun Seo ; Lysecky, Roman</i>	
<b>SATISFIABILITY DON'T CARE CONDITION BASED CIRCUIT FINGERPRINTING TECHNIQUES.....</b>	<b>815</b>
<i>Dunbar, Carson ; Qu, Gang</i>	
<b>IC PIRACY PREVENTION VIA DESIGN WITHHOLDING AND ENTANGLEMENT.....</b>	<b>821</b>
<i>Khaleghi, Soroush ; Kai Da Zhao ; Wenjing Rao</i>	
<b>VULNERABILITY ANALYSIS FOR CRYPTO DEVICES AGAINST PROBING ATTACK.....</b>	<b>827</b>
<i>Lingxiao Wei ; Jie Zhang ; Feng Yuan ; Yinnan Liu ; Junfeng Fan ; Qiang Xu</i>	
<b>Author Index</b>	