2015 Design, Automation & Test in Europe Conference & Exhibition

(DATE 2015)

Grenoble, France 9-13 March 2015

Pages 1-841



IEEE Catalog Number: ISBN:

CFP15162-POD 978-1-4799-6404-8

Day			• /						24	2.5	2.6	2.5	2.0	TD1	4.2	4.2	4.4	4.5	1.0	4.7
									3.4	3.5	3.6	3.7	3.8	IPI	4.2	4.3	4.4	4.5	4.6	4.7
Day																				
5.1	5.2	5.3	5.4	5.5	5.	6 5	.7	5.8	IP2	6.1	6.2	6.3	6.4	6.5	6.6	6.7	7.0	7.1	7.2	7.3
7.4	7.5	7.6	7.7	IP3	8.	1 8	.2	8.3	8.4	8.5	8.6	8.7								
Day	4: T	hurs	sday	, Ma	ırch	12,	20 1	15												
9.1	9.2	9.3	9.4	9.5	9.	6 9	.7	9.8	IP4	10.1	10.2	10.3	3 10.	4 10.	.5 10	.6 10	1 1	1.0 1	11.1	11.2
11.3	11.4	11.5	11.0	6 11.	7 II	P5 1	2.1	12.2	12.3	12.4	12.5	12.6	5 12.	7						
Sessi	on T	itle				Adaı	otah	ility	for L	ow P	ower	Con	ıputi	ng						
Sessi			' Roc	om									-P	8						
Date	& T	ime			-	2.2 / Belle Etoile Tuesday, 10 March 2015, 11:30 – 13:00														
Chai	r					Patrick Knocke, OFFIS, DE														
Co-C	Chair	•				Ruzica Jevtic, Universidad Carlos III, ES														
2.2.2 An Energy Efficient Backup Scheme with Low Inrush Curr 12:00 - 12:30 Energy Harvesting Sensor Nodes Hehe Li, Yongpan Liu, Qinghang Zhao, Yizi Gu, Xiao Sheng, G Meng-Fan Chang, Rong Luo and Huazhong Yang 2.2.3 Race to Idle or Not: Balancing the Memory Sleep Time with Minimization Chenchen Fu, Minming Li and Chun Jason Xue 2.2.4 Event-Driven and Sensorless Photovoltaic System Reconfigures 12:45 - 13:00 Xue Lin, Yanzhi Wang, Massoud Pedram, Jaemin Kim and Nae								with nfigu	DVS ration	for E	nerg Elect	y 13	3							
Sessi	on T	itle			S	yste	m L	evel	Desig	gn M	ethod	ls								
Sessi	on C	Code /	Roc	om	2	2.3 / Stendhal														
Date	& T	ime			T	Tuesday, 10 March 2015, 11:30 – 13:00														
Chai	r				Y	Yuichi Nakamura, NEC, JP														
Co-C	Chair	•			A	ndr	eas	Herl	kersd	orf, 7	TU M	ünche	en, D	E						
2.3.1 11:30) - 12:	:00	Syste	ems					ons to						n Sha	red I	FPGA	-bas	ed 2	25
2.3.2 12:00) - 12:	:30	Stefa	_	djis,	Andı			ling in Ryoy			_		•			omiya	ıma a	ınd	
2.3.3	12	.00	Sche	dula	bility	Bou	ind 1	for In	tegra	ted M	Iodula	ar Av	ionics	S Part	itions	37	,			

12:30 - 13:00 Jung-Eun Kim, Tarek Abdelzaher and Lui Sha

Session Title		Automotive Systems and Smart Energy Systems				
SessionCode/	Room	2.4 / Chartreuse				
Date & Time		Tuesday, 10 March 2015, 11:30 – 13:00				
Chair		Bart Vermeulen, NXP Semiconductors, NL				
Co-Chair		Geoff Merrett, University of Southampton, UK				
2.4.1 11:30 - 12:00	Minimiza	d Uncertainty Characterization and Adaptive Frequency Scaling for Energy 43 ation of Embedded Systems s, Akash Kumar, Bharadwaj Veeravalli, Rishad Shafik, Geoff Merrett and Bashir Al-				
2.4.2 12:00 - 12:30		Analysis of the Startup Delay of SOME/IP Service Discovery 49 yler, Thilo Streichert, Michael Gla, Nicolas Navet and Jürgen Teich				
2.4.3 12:30 - 12:45		of Ethernet-Switch Traffic Shapers for In-Vehicle Networking Applications 55 or Thangamuthu, Nicola Concer, Pieter J.L.Cuijpers and Johan J.Lukkien				
2.4.4 12:45 - 13:00	Scheduli	e Capable CAN to AVB Ethernet Gateway Using Frame Aggregation and 61				
Session Title		Power of Assertions				
Session Code	Room (2.5 / Meije				
Date & Time		Tuesday, 10 March 2015, 11:30 – 13:00				
Chair		Franco Fummi, University of Verona, IT				
Co-Chair		Pablo Sanchez, University of Cantabria, ES				
2.5.1 11:30 - 12:00		ic Extraction of Assertions from Execution Traces of Behavioural Models 67 vo Danese, Tara Ghasempouri and Graziano Pravadelli				
2.5.2 12:00 - 12:30	Validatio	dology for Automated Design of Embedded Bit-flips Detectors in Post-Silicon 73 on attizadeh and Nicola Nicolici				
2.5.3 12:30 - 12:45	Data Mii	ning Diagnostics and Bug MRIs for HW Bug Localization 79 Farkash, Bryan Hickerson and Balavinayagam Samynathan				
2.5.4 12:45 - 13:00		perty Abstraction for TLM Assertion-Based Verification 85 ombieri, Riccardo Filippozzi, Graziano Pravadelli and Francesco Stefanni				
Session Title		Design and Analysis of Dependable Systems				
Session Code	Room	2.6 / Bayard				
Date & Time		Tuesday, 10 March 2015, 11:30 – 13:00				
Chair		Arne Hamann, Robert Bosch GmbH, DE				
Co-Chair		Viacheslav Izosimov, Semcon/KTH, SE				
2.6.1 11:30 - 12:00		t Checkpointing in Automotive Safety-Relevant Systems 91 ernandez and Jaume Abella				
2.6.2		nty-Aware Reliability Analysis and Optimization 97				
12:00 - 12:30	Faramarz	z Khosravi, Malte Müuller, Michael Glaß and Jürgen Teich				
2.6.3 12:30 - 12:45		Soft Error Vulnerability Estimation of Complex Designs 103 Mirkhani, Subhasish Mitra, Chen-Yong Cher and Jacob Abraham				

2.6.4 12:45 - 13:00		of Illegitimate Access to JTAG via Statistical Learning in Chip 109 en, Vitor Grade Tavares and R. D. (Shawn) Blanton
Session Title		Compilation and Code Transformations for Reconfigurable Computing
Session Code	/Room	2.7 / Les Bans
Date & Time		Tuesday, 10 March 2015, 11:30 – 13:00
Chair		Dirk Stroobandt, University of Ghent, BE
Co-Chair		Marco Platzner, University of Paderborn, DE
2.7.1 11:30 - 12:00		ine Transformation and Loop Pipelining for Mapping Nested Loop on CGRAs 115 in, Dajiang Liu, Leibo Liu, Shaojun Wei and Yike Guo
2.7.2 12:00 - 12:30		ection Based Acceleration of Conditionals in CGRAs 121 RajendranRadhika, Aviral Shrivastava and Mahdi Hamzeh
2.7.3 12:30 - 13:00		re-Assisted Code Obfuscation for FPGA Soft Microprocessors 127 inth, Lekshmi Krishnan, Chaitra Narayana, Sandesh Gubbi Virupaksha and Russell
Session Title		LUNCH TIME KEYNOTE SESSION: "How Micro-Electronic Will Change Your Life Style" Sponsored by Mentor Graphics
Session Code	/Room	3.0 / Salle Oisans
Date & Time		Tuesday, 10 March 2015, 13:20 – 14:20
Chair		Jean-Marie Saint-Paul, Mentor Graphics, FR
Co-Chair		
3.0.1 13:20 - 13:30	New Life Thierry C	Styles Beyond Your Dreams N/A Collette
3.0.2 13:30 - 13:50	Drones t l Nicolas B	hat Fly for You N/A Pesnard
3.0.3 13:50 - 14:10	Robots tl Rodolphe	nat Live With You N/A Gelin
Session Title		Passive Implementation Attacks and Countermeasures
Session Code	/Room	3.2 / Belle Etoile
Date & Time		Tuesday, 10 March 2015, 14:30 – 16:00
Chair		Francois-Xavier Standaert, UCL, BE
Co-Chair		Francesco Regazzoni, AlaRI, CH
3.2.1 14:30 - 15:00		Information Extraction for Single Trace Attacks 133 Banciu, Elisabeth Oswald and Carolyn Whitnall
3.2.2 15:00 - 15:30	Emanatio	ALee: A Side-ChANnel-based DisAssembLer using Local Electromagnetic 139 ons Strobel, Florian Bache, David Oswald, Falk Schellenberg and Christof Paar
3.2.3 15:30 - 15:45	Side-Cha	unnel Attacks from Static Power: When Should We Care? 145 erino Del Pozo, François-Xavier Standaert, Dina Kamel and Amir Moradi
3.2.4 15:45 - 16:00	External	Security Extension to Extract Cache Resident Information for Snoop-Based 151 Monitors Lee, Yongje Lee, Hyungon Moon, Ingoo Heo and Yunheung Paek

Session Title		Loop Apployation				
Session Title Session Code	/ Doom	Loop Acceleration 3.3 / Stendhal				
Date & Time	/ Koom					
Chair		Tuesday, 10 March 2015, 14:30 – 16:00				
		Jürgen Teich, FAU Erlangen, DE Pariamin Sakafan Hana Kana Bahata kuis Universita UK				
Co-Chair	E 1.44	Benjamin Schafer, Hong Kong Polytechnic University, HK				
3.3.1 14:30 - 15:00	High Lev	g Loop-Array Dependencies to Accelerate the Design Space Exploration with 157 el Synthesis ah Pham, Amit Kumar Singh, Akash Kumar and Mi Mi Aung Khin				
3.3.2 15:00 - 15:30		of Loop Unrolling and Multidimensional Memory Partitioning in HLS 163 o Cilardo and Luca Gallo				
3.3.3 15:30 - 16:00	Accelerat					
	Maurice F	Peemen, Bart Mesman and Henk Corporaal				
Session Title		Tackling Memory Walls with Emerging Architectures and Technologies				
Session Code	/ Room	3.4 / Chartreuse				
Date & Time		Tuesday, 10 March 2015, 14:30 – 16:00				
Chair		Akash Kumar, NUS, SG				
Co-Chair		Cristina Silvano, Politecnico di Milano, IT				
3.4.1 14:30 - 15:00	Archite	irectory: A Selective Directory for Cache Coherence in Many-Core 175 ctures o, Guanhua Wang, Zhiguo Ge, Tulika Mitra, Wenzhi Chen and Naxin Zhang				
3.4.2 15:00 - 15:30	Ashish R	Tape: A Dynamically Reconfigurable Cache using Domain Wall Memory Tapes181Ranjan, Shankar Ganesh Ramasubramanian, Rangharajan Venkatesan, Vijay Pai,Roy and Anand Raghunathan				
3.4.3 15:30 - 15:45	DRAM	atively Managing Dynamic Writeback and Insertion Policies in a Last-level 187 Cache Vin, Jiakun Li, Leibo Liu, Shaojun Wei and Yike Guo				
3.4.4 15:45 - 16:00	A Gener	ric, Scalable and Globally Arbitrated Memory Tree for Shared DRAM Access Time Systems ev Gomony, Jamie Garside, Benny Akesson, Neil Audsley and Kees Goossens				
Session Title		Breaking Simulation Boundaries				
Session Code	/ Room	3.5 / Meije				
Date & Time		Tuesday, 10 March 2015, 14:30 – 16:00				
Chair		Elena Ioana Vatajelu, Politecnico di Torino, IT				
Co-Chair		Florian Letombe, Synopsys, FR				
3.5.1 14:30 - 15:00	using St	on-Aware Evaluation of MPSoC Task Allocation and Scheduling Strategies 199 satistical Model Checking ag Chen, Daian Yue, Xiaoke Qin, Xin Fu and Prabhat Mishra				
3.5.2 15:00 - 15:30		Parallel Sparse Solver for SPICE-Based Circuit Simulators 205 ag Chen, Yu Wang and Huazhong Yang				
3.5.3 15:30 - 15:45	MRP: N Simulat	Aix Real Cores and Pseudo Cores for FPGA-based Chip-Multiprocessor 211				

3.5.4 15:45 - 16:00		Level Performance Simulation of GPU Cores 217 th Gerum, Oliver Bringmann and Wolfgang Rosenstiel
Session Title		Hot Topic - Memristor based Computation-in-Memory Architecture for Data-Intensive Applications
Session Code /	Room	3.6 / Bayard
Date & Time		Tuesday, 10 March 2015, 14:30 – 16:00
Chair		(.) (.), <i>(.), (.)</i>
Co-Chair		(.) (.), <i>(.), (.)</i>
3.6.1 14:30 - 15:00		tensive Applications- A Major Challenge Ahead [1136] N/A Lunteren
3.6.2 15:00 - 15:30		chitecture- Beyond Von Neumann [1136] N/A rtels and Henk Coorporal
3.6.3 15:30 - 16:00	Memris Eike Lin	tive Devices - The Key Enabler for CIM Architecture Implementation [1136] N.A.
Session Title		Model-based Analysis and Verification
Session Code /	Room	3.7 / Les Bans
Date & Time		Tuesday, 10 March 2015, 14:30 – 16:00
Chair		Saddek Bensalem, Université Joseph Fourier, FR
Co-Chair		Linh Thi Xuan Phan, University of Pennsylvania, US
3.7.1 14:30 - 15:00	•	nalysis of Structural Real-Time Workload 223 nn, Yue Tang, Yang Wang and Wang Yi
3.7.2 15:00 - 15:30		e Verification of Low-Level Software with Nested Interrupts 229 Your Common Co
3.7.3 15:30 - 15:45		n-Specific Timing Verification Framework in Model-Based Implementation 235 u Kim, Lu Feng Linh T.X. Phan, Oleg Sokolsky and Insup Lee
3.7.4 15:45 - 16:00	Architec Andreas	cture Description Language Based Retargetable Symbolic Execution 241 Ibing
Session Title		Hot Topic - Design Methodologies for a Cyber-Physical Systems Approach to Personalized Medicine-on-a-Chip: Challenges and Opportunities
Session Code /	Room	3.8 / Salle LesDiguières
Date & Time		Tuesday, 10 March 2015, 14:30 – 16:00
Chair		Paul Pop, Technical University of Denmark, DK
Co-Chair		Mohammad Abdullah Al Faruque, University of California Irvine, US
3.8.1 14:30 - 15:00		ecovery in Digital Microfluidics for Personalized Medicine 247 and Ibrahim and Krishnendu Chakrabarty
3.8.2 15:00 - 15:30		r-Physical Systems Approach to Personalized Medicine: Challenges and 253 unities for NoC-based Multicore Platforms
3.8.3 15:30 - 16:00	Applica	Network-Enabled Many-Core Architectures for Computational Biology 259 tions Sajumder, Partha Pratim Pande and Ananth Kalyanaraman

Session Title	Interactive Presentations
Session Code	IP1
Date & Time	Tuesday, 10 March 2015, 16:00 – 16:30
IP1-1	High-Resolution Online Power Monitoring for Modern Microprocessors 265 Fabian Oboril, Jos Ewert and Mehdi B. Tahoori
IP1-2	Reducing Energy Consumption in Microcontroller-Based Platforms with Low Design Margin Co-Processors Andres Gomez, Christian Pinto, Andrea Bartolini, Davide Rossi, Luca Benini, Hamed Fatemi and Jose Pineda de Gyvez
IP1-3	De-Elastisation: From Asynchronous Dataflows to Synchronous Circuits 273 Mahdi Jelodari Mamaghani, Jim Garside and Doug Edwards
IP1-4	Automated Feature Localization for Dynamically Generated SystemC Designs 277 Jannis Stoppe, Robert Wille and Rolf Drechsler
IP1-5	Inductor Optimization for Active Cell Balancing Using Geometric Programming 281 Matthias Kauer, Swaminathan Narayanaswami, Martin Lukasiewycz, Sebastian Steinhorst and Samarjit Chakraborty
IP1-6	Lightweight Authentication for Secure Automotive Networks 285 Philipp Mundhenk, Sebastian Steinhorst, Martin Lukasiewycz, Suhaib A. Fahmy and Samarjit Chakraborty
IP1-7	Minimizing the Number of Process Corner Simulations during Design Verification 289 Michael Shoniker, Bruce F. Cockburn, Jie Han and Witold Pedrycz
IP1-8	An Approximate Voting Scheme for Reliable Computing 293 Ke Chen, Fabrizio Lombardi and Jie Han
IP1-9	FLINT: Layout-Oriented FPGA-Based Methodology for Fault Tolerant ASIC Design Rochus Nowosielski, Lukas Gerlach, Stephan Bieband, Guillermo Payá-Vayá and Holger Blume
IP1-10	A Unified Hardware/Software MPSoC System Construction and Run-Time 301 Framework Sam Skalicky, Andrew G. Schmidt, Sonia Lopez and Matthew French
IP1-11	(AS) ² : Accelerator Synthesis using Algorithmic Skeletons for Rapid Design Space 305 Exploration Shakith Fernando, Mark Wijtvliet, Cedric Nugteren, Akash Kumar and Henk Corporaal
IP1-12	Assisted Generation of Frame Conditions for Formal Models 309 Philipp Niemann, Frank Hilken, Martin Gogolla and Robert Wille
IP1-13	Towards a Meta-Language for the Concurrency Concern in DSLs 313 Julien Deantoni, Issa Papa Diallo, Ciprian Teodorov, Joel Champeau and Benoit Combemale
IP1-14	Fast and Accurate Branch Predictor Simulation 317 Antoine Faravelon, Nicolas Fournel and Frédéric Pétrot
IP1-15	Comparative Study of Test Generation Methods for Simulation Accelerators 321 Wisam Kadry, Dimtry Krestyashyn, Arkadiy Morgenshtein, Amir Nahir, Vitali Sokhin, Jin Sung Park, Sung-Boem Park, Wookyeong Jeong and Jae Cheol Son
IP1-16	Using Structural Relations for Checking Combinationality of Cyclic Circuits 325 Wan-Chen Weng, Yung-Chih Chen, Jui-Hung Chen, Ching-Yi Huang and Chun-Yao Wang
IP1-17	NFRs Early Estimation Through Software Metrics 329 Andrws Vieira, Pedro Faustini, Luigi Carro and Érika Cota

Session Title		Implementation and Verification of Security Components					
Session Code /	Room	4.2 / Belle Etoile					
Date & Time		Tuesday, 10 March 2015, 17:00 – 18:30					
Chair		Assia Tria, CEA, FR					
Co-Chair		Wieland Fischer, Infineon Technologies AG, DE					
4.2.1 17:00 - 17:30	Encryp	-Preserving Functional IP Verification utilizing Fully Homomorphic 333 tion unbos Konstantinou, Anastasis Keliris and Michail Maniatakos					
4.2.2 17:30 - 18:00	Efficien	at Software Implementation of Ring-LWE Encryption 339 Clercq, Sujoy Sinha Roy, Frederik Vercauteren and Ingrid Verbauwhede					
4.2.3 18:00 - 18:30	Genera	ded HW/SW Platform for On-the-Fly Testing of True Random Number 345 tors Vang, Vladimir Rožić, Nele Mentens, Wim Dehaene and Ingrid Verbauwhede					
Session Title		Multi-/Manycore Scheduling					
Session Code /	Room	4.3 / Stendhal					
Date & Time		Tuesday, 10 March 2015, 17:00 – 18:30					
Chair		Luciano Lavagno, Politechnico di Torino, IT					
Co-Chair		Aviral Shrivastava, Arrizona State University, US					
4.3.1 17:00 - 17:30		ine Thermal-Constrained Task Scheduler for 3D Multi-Core Processors 351 Multi-Liao, Charles HP. Wen and Krishnendu Chakrabarty					
4.3.2 17:30 - 18:00	Coordin	bolic System Synthesis Approach for Hard Real-Time Systems Based on 357 mated SMT-Solving ler Biewer, Benjamin Andres, Jens Gladigau, Torsten Schaub and Christian Haubelt					
4.3.3 18:00 - 18:30		ine: Elastic Hardware/Software Pipelines on a Many-Core Fabric 363 g, Haris Javaid, Muhammad Shafique, Jorgen Peddersen, Jörg Henkel and Sri swaran					
Session Title		Exploring Reliability and Efficiency Tradeoffs at the Architectural Level					
Session Code /	Room	4.4 / Chartreuse					
Date & Time		Tuesday, 10 March 2015, 17:00 – 18:30					
Chair		Todd Austin, University of Michigan, US					
Co-Chair		Gunar Schirner, Northeastern University, US					
4.4.1 17:00 - 17:30	Resistiv	ror Reliability and Power Co-Optimization for GPGPUs Register File using 369 to Memory iia Tan, Zhi Li and Xin Fu					
4.4.2 17:30 - 18:00	Optimiz	-Efficient Cache Design in Emerging Mobile Platforms: The Implications and zations an and Xin Fu					
4.4.3 18:00 - 18:15	with Ins	ing Dynamic Timing Margins in Microprocessors for Frequency-Over-Scaling struction-Based Clock Adjustment Constantin, Lai Wang, Georgios Karakonstantis, Anupam Chattopadhyay and Burg					
4.4.4 18:15 - 18:30		lity-Aware Dark Silicon Management in On-Chip Many-Core Systems 387 mad Shafique, Dennis Gnad, Siddharth Garg and Jörg Henkel					

Session Title		Industrial Test and Validation Experiments					
Session Code /	Room	4.5 / Meije					
Date & Time		Tuesday, 10 March 2015, 17:00 – 18:30					
Chair		Dan Alexandescu, iRoC, FR					
Co-Chair		Emmanuel Simeu, TIMA, FR					
4.5.1 17:00 - 17:15	Reuse	natic Application of ISO 26262 on a SEooC - Support by Applying a Systematic Approach dra Ruiz, Alberto Melzi and Tim Kelly					
4.5.2 17:15 - 17:30	Platfor Franck Benoit	g Analysis of an Avionics Case Study on Complex Hardware/Software 397 ms Warte, Leonidas Kosmidisy, Adriana Gogonel, Andrea Baldovin, Zoe Stephenson, Triquet, Eduardo Quiñones, Code Lo, Enrico Mezzetti, Ian Broster, Jaume Abella, Cucu-Grosjean, Tullio Vardanega and Francisco J. Cazorla					
4.5.3 17:30 - 17:45	Compo	Proof of the Intelligent Analog IP Design Flow for Flexible Automotive 403 onents h, H. D. B. Prautsch, U. Eichler and R. Buhl					
4.5.4 17:45 - 18:00	AMS Fabien	ptical Simulation From a Reduced Set of Impulse Responses Using SystemC- 405 Teysseyre, David Navarro, Ian O'Connor, Francesco Cascio, Fabio Cenni and Guillaume					
4.5.5 18:00 - 18:15 4.5.6 18:15 - 18:30	Stepher Nevo, A Minim Power	er-Level Verification – An Industrial Experience Story 410 In Bergman, Gabor Bobok, Walter Kowalski, Shlomit Koyfman, Shiri Moran, Ziv Avigail Orni, Viresh Paruthi, Wolfgang Roesner, Gil Shurek and Vasantha Vuyyuru rum Current Consumption Transition Time Optimization Methodology for Low 412 CTS Sharma					
Session Title	v tona s	Online Testing and Reliable Memories					
Session Code /	Room	4.6 / Bayard					
Date & Time		Tuesday, 10 March 2015, 17:00 – 18:30					
Chair		Mihalis Psarakis, University of Piraeus, GR					
Co-Chair		Cristiana Bolchini, Politecnico di Milano, IT					
4.6.1 17:00 - 17:30	Systems	ct-Aware Reconfigurable Cache Architecture for Low-Vccmin DVFS-Enabled 417 s Mavropoulos, Georgios Keramidas and Dimitris Nikolos					
4.6.2 17:30 - 18:00	Temper	rature-Aware Software-Based Self-Testing for Delay Faults 423 ang, Zebo Peng, Jianhui Jiang, Huawei Li and Masahiro Fujita					
4.6.3 18:00 - 18:15		ional Fault Detection and Monitoring of a Memristor-Based LUT 429 tha Kumar, Haider A.F. Almurib and Fabrizio Lombardi					
4.6.4 18:15 - 18:30	Mohami	Aware Online Testing of Manycore Systems in the Dark Silicon Era 435 mad-Hashem Haghbayan, Amir-Mohammad Rahmani, Mohammad Fattah, Pasi g, Juha Plosila, Zainalabedin Navabi and Hannu Tenhunen					

Session Title		How Resilient Are Emerging Technologies?					
Session Code /	Room	4.7 / Les Bans					
Date & Time		Tuesday, 10 March 2015, 17:00 – 18:30					
Chair		Vikas Chandra, ARM, US					
Co-Chair		Mehdi Tahoori, KIT, DE					
4.7.1 17:00 - 17:30	_	Circuits Reliability with In-Situ Monitors in 28nm Fully Depleted SOI 441 a, F. Cacho, V. Huard, X. Federspiel, D. Angot, A. Benhassain, A. Bravaix and L.					
4.7.2 17:30 - 18:00	Cell <i>Elena I.</i>	rite Robustness Estimation Metrics for Spin Transfer Torque (STT) MRAM Vatajelu, Rosa Rodriguez-Montañés, Marco Indaco, Michel Renovell, Paolo and Joan Figueras					
4.7.3 18:00 - 18:30		Indeling in Controllable Polarity Silicon Nanowire Circuits 453 Ghasemzadeh Mohammadi, Pierre-Emmanuel Gaillardon and Giovanni De Micheli					
Session Title		SPECIAL DAY Hot Topic: Applications of IoT					
Session Code /	Room	5.1 / Salle Oisans					
Date & Time		Wednesday, 11 March 2015, 8:30 – 10:00					
Chair		Gabriela Nicolescu, Ecole Polytechnique Montreal, CA					
Co-Chair		Ahmed Jerraya, CEA, FR					
5.1.1 8:30 - 8:52	Giovann	healthcare N/A ni De Micheli					
5.1.2 8:52 - 9:14	Sylvain.	smart home N/A Paineau					
5.1.3 9:14 - 9:36		Automotive N/A Hornung					
5.1.4 9:36 - 9:58	IoT for Levent (Smart Cities N/A Gurgen					
Session Title		Hardware Trojan and Active Implementation Attacks					
Session Code /	Room	5.2 / Belle Etoile					
Date & Time		Wednesday, 11 March 2015, 8:30 – 10:00					
Chair		Paolo Maistri, TIMA, FR					
Co-Chair		Viktor Fischer, Hubert Curien Laboratory, FR					
5.2.1 8:30 - 9:00	Prakash	ed Practical Differential Fault Analysis of Grain-128 459 Dey, Abhishek Chakraborty, Avishek Adhikari and Debdeep Mukhopadhyay					
5.2.2 9:00 - 9:30	Netlists	-Based Classification Method for Identifying Hardware-Trojans at Gate-Level Oya, Youhua Shi, Masao Yanagisawa and Nozomu Togawa	465				
5.2.3 9:30 - 10:00	Hardwa Cluster	are Trojan Detection for Gate-level ICs Using Signal Correlation Based 471					

Session Title		Variability Challenges in Nanoscale Circuits	
Session Code /	Room	5.3 / Stendhal	
Date & Time	Itoom	Wednesday, 11 March 2015, 8:30 – 10:00	
Chair		Pablo Garcia del Valle, École Polytechnique Fédérale de Lausanne (EPFL), CH	
Co-Chair		Muhammad Shafique, Karlsruhe Institute of Technology, DE	
5.3.1 8:30 - 9:00	_	ing DRAM Restore Time Variations in Deep Sub-micron Scaling 477 Zhang, Youtao Zhang, Bruce R. Childers and Jun Yang	
5.3.2 9:00 - 9:30	Variation Zhe War	vely Tolerate Power-Gating-Induced Power/Ground Noise under Process 483 ons ng, Xuan Wang, Jiang Xu, Xiaowen Wu, Zhehui Wang, Peng Yang, Luan H. K. Haoran Li, Rafael K. V. Maeda and Zhifei Wang	
5.3.3 9:30 - 9:45	Dynami	versus Data Integrity Trade-Offs in Embedded High-Density Logic Compatible ic Memories eman, Georgios Karakonstantis, Robert Giterman, Pascal Meinerzhagen and	489
5.3.4 9:45 - 10:00	Andreas Retention in MPS Christia	s Burg on Time Measurements and Modelling of Bit Error Rates of WIDE I/O DRAM	495
Session Title		Emerging Technologies for NoCs	
Session Code /	Room	5.4 / Chartreuse	
Date & Time		Wednesday, 11 March 2015, 8:30 – 10:00	
Chair		Ian O'Connor, University of Lyon, FR	
Co-Chair		Davide Bertozzi, University of Ferrara, IT	
5.4.1 8:30 - 9:00	Luan H.	nt Crosstalk Noise Analyses in Ring-Based Optical Interconnects 501 K. Duong, Mahdi Nikdast, Jiang Xu, Zhehui Wang, Yvain Thonnart, Sébastien Le eng Yang, Xiaowen Wu and Zhifei Wang	
5.4.2 9:00 - 9:30		ng Vertical Wormhole Switching in 3D NoC-Bus Hybrid Systems 507 in Chen, Marius Enachescu and Sorin D. Cotofana	
5.4.3 9:30 - 10:00	WiNoC Andrea	d Loop Transmitting Power Self-Calibration Scheme for Energy Efficient 513 Architectures Mineo, Mohd Shahrizal Rusli, Maurizio Palesi, Giuseppe Ascia, Vincenzo Catania N. Marsono	
Session Title		Critical Embedded Systems	
Session Code /	Room	5.5 / Meije	
Date & Time		Wednesday, 11 March 2015, 8:30 – 10:00	
Chair		Lothar Thiele, Swiss Federal Institute of Technology Zurich, CH	
Co-Chair		Iain Bate, University of York, UK	
5.5.1 8:30 - 9:00	Tasks	nt Response Time Analysis considering Dependencies Between Rate-Dependent	519

5.5.2 9:00 - 9:30	_	Control: Task Modeling and Analysis 525 dro Biondi and Giorgio Buttazzo	
5.5.3 9:30 - 9:45		tion of Diverse Compiling for Software-Fault Detection 531 Höller, Nermin Kajtazovic, Tobias Rauter, Kay Römer and Christian Kreiner	
5.5.4 9:45 - 10:00	Channe	Case Communication Time Analysis of Networks-on-Chip with Shared Virtual els 1. Rambo and Rolf Ernst	537
Session Title		Analyzing and Improving Memories	
Session Code /	Room	5.6 / Bayard	
Date & Time		Wednesday, 11 March 2015, 8:30 – 10:00	
Chair		Bartomeu Alorda, Balearic Islands University, ES	
Co-Chair		Panagiota Papavramidou, IMAG, FR	
5.6.1 8:30 - 9:00	Charala	Statistical Memory Architecture Exploration and Optimization 543 umpos Antoniadis, Georgios Karakonstantis, Nestor Evmorfopoulos, Andreas Burg orge Stamoulis	
5.6.2 9:00 - 9:30	an SRA	SE: An Efficient Method for Calculating RTN-Induced Failure Probability of M Cell su Awano, Masayuki Hiromoto and Takashi Sato	549
5.6.3 9:30 - 10:00		e Programming for Extending the Lifetime of NAND Flash Memory 555 oon Kim, Sang-Hoon Kim and Jin-Soo Kim	
Session Title		Architectures and Design for Cyber-Physical Systems	
Session Title Session Code /	Room	Architectures and Design for Cyber-Physical Systems 5.7 / Les Bans	
	Room		
Session Code /	'Room	5.7 / Les Bans	
Session Code / Date & Time	Room	5.7 / Les Bans Wednesday, 11 March 2015, 8:30 – 10:00	
Session Code / Date & Time Chair	Optimiz Archite	5.7 / Les Bans Wednesday, 11 March 2015, 8:30 – 10:00 Rolf Ernst, Technische Universität Braunschweig, DE Paul Pop, Technical University of Denmark, DK zed Selection of Reliable and Cost-Effective Cyber-Physical System 561	
Session Code / Date & Time Chair Co-Chair 5.7.1	Optimiz Archite Nikunj I Softwar Cyber-I	5.7 / Les Bans Wednesday, 11 March 2015, 8:30 – 10:00 Rolf Ernst, Technische Universität Braunschweig, DE Paul Pop, Technical University of Denmark, DK zed Selection of Reliable and Cost-Effective Cyber-Physical System 561 ctures	
Session Code / Date & Time Chair Co-Chair 5.7.1 8:30 - 9:00	Optimiz Archite Nikunj I Softwar Cyber-l Mengyir A Re-er Scale Pr Umar W	5.7 / Les Bans Wednesday, 11 March 2015, 8:30 – 10:00 Rolf Ernst, Technische Universität Braunschweig, DE Paul Pop, Technical University of Denmark, DK zed Selection of Reliable and Cost-Effective Cyber-Physical System 561 ctures Bajaj, Pierluigi Nuzzo, Michael Masin and Alberto Sangiovanni-Vincentelli re Assisted Non-volatile Register Reduction for Energy Harvesting Based 567 Physical System and Zhao, Qingan Li, Mimi Xie, Yongpan Liu, Jingtong Hu and Chun Jason Xue atrant Flowshop Heuristic for Online Scheduling of the Paper Path in a Large	573

Session Title		Hot Topic - The Next Generation of Virtual Prototyping: Ultra-fast yet Accurate Simulation of HW/SW Systems					
Session Code	Room	5.8 / Salle LesDiguières					
Date & Time		Wednesday, 11 March 2015, 8:30 – 10:00					
Chair		Andy D. Pimentel, University of Amsterdam, NL					
Co-Chair		Christian Haubelt, University of Rostock, DE					
5.8.1 8:30 - 8:52	Matchi	ast Source-Level Timing Simulation – High Accuracy Needs Exact Code N/A ng [1105] Bringmann					
5.8.2 8:52 - 9:15		ompiled Operating System and Processor Modeling [1105] N/A s Gerstlauer					
5.8.3 9:15 - 9:37		ct Communication Models for Accurate and Fast SoC Simulation [1105] N/A Mueller-Gritschneder					
5.8.4 9:37 - 10:00	Industr Models Ajay Go		N/A				
Session Title		Interactive Presentations					
Session Code		IP2					
Date & Time		Wednesday, 11 March 2015, 10:00 – 10:30					
IP2-1	_	rison of Multi-Purpose Cores of Keccak and AES 585 yya Yalla, Ekawat Homsirikamol and Jens-Peter Kaps					
IP2-2	Rafal Bo	e Prediction of NBTI-induced Aging Rates 589 aranowski, Farshad Firouzi, Saman Kiamehr, Chang Liu, Mehdi Tahoori and Hans- n Wunderlich					
IP2-3	Jiachao	Deng, Yuntan Fang, Zidong Du, Ying Wang, Huawei Li, Olivier Temam, Paolo David Novo, Xiaowei Li, Yunji Chen and Chengyong Wu					
IP2-4	Imaging T. Berki	ary-Based Sparse Representation for Resolution Improvement in Laser Voltage g of CMOS Integrated Circuits in Cilingiroglu, Mahmoud Zangeneh, Aydan Uyar, W. Clem Karl, Janusz Konrad, shi, Bennett B. Goldberg and M. Selim Unlu	597				
IP2-5		ased Attacks on the Bel-T Block Cipher Family 601 Jovanovic and Ilia Polian					
IP2-6		Premises and Prospects of Timing Speculation 605 e, Feng Yuan, Jie Zhang and Qiang Xu					
IP2-7	Ioannis	of Interconnect Multiple-Patterning Variability on SRAMs 609 Karageorgos, Michele Stucchi, Praveen Raghavan, Julien Ryckaert, Zsolt Tokei, k Verkest, Rogier Baert, Sushil Sakhare and Wim Dehaene					
IP2-8	Multipi Anouk V	nce Based Message Prediction for Optically Interconnected Chip 613 rocessors Van Laer, Chamath Ellawala, Muhammad Ridwan Madarbux, Philip M. Watts and M. Jones					
IP2-9		P and Timing Predictability: A Possible Union? 617 Vargas, Eduardo Quinones and Andrea Marongiu					
IP2-10		RA: A Security-Aware Hazard and Risk Analysis Method 621 Macher, Harald Sporer, Reinhard Berlach, Eric Armengaud and Christian Kreiner					

IP2-11	Cross-L	hysical-System-On-Chip (CPSoC): A Self-Aware MPSoC Paradigm with 625 ayer Virtual Sensing and Actuation N.Dutt, P.Gupta, N. Venkatasubramanian and A. Nicolau	
IP2-12	Occupa	ncy Detection via iBeacon on Android Devices for Smart Building Management a, L. Fontana, A. A. Nacci and D. Sciuto	629
IP2-13	Control	al Machine Interface Architecture for Real-Time Artificial Lower Limb 633 ane, Qing Yang, Robert Hernandez, Willard Simoneau and Matthew Seaton	
Session Title	Jason K	SPECIAL DAY Hot Topic: Platforms for the IoT	
Session Code /	Room	6.1 / Salle Oisans	
Date & Time	1100111	Wednesday, 11 March 2015, 11:00 – 12:30	
Chair		Christoph Grimm, TU Kaiserslautern, DE	
Co-Chair		Marie-Minerve Louerat, University of Paris, FR	
6.1.1 11:00 - 11:22	The Hu	man Intranet — Where Swarms and Humans Meet 637 Rabaey	
6.1.2 11:22 - 11:44	Energy Stefan H	efficient electronics for the Internet of Things N/A Ieinen	
6.1.3 11:44 - 12:06	Softwar <i>Mario T</i>	re Architectures for the Internet of Things N/A Strapp	
6.1.4 12:06 - 12:28	Semant	M: a Standard for an Open and Interoperable M2M Platform, thanks to N/A ic Web Tools Arndt-Vincent	
Session Title		Physical Unclonable Functions	
Session Code /	Room	6.2 / Belle Etoile	
Date & Time		Wednesday, 11 March 2015, 11:00 – 12:30	
Chair		Ingrid Verbauwhede, KUL, BE	
Co-Chair		Tim Güneysu, Ruhr University Bochum, DE	
6.2.1 11:00 - 11:30	Set	t Attacks on Robust Ring Oscillator PUF with Enhanced Challenge-Response Ha Nguyen, Durga Prasad Sahoo, Rajat Subhra Chakraborty and Debdeep adhyay	641
6.2.2 11:30 - 12:00	DRAM	S. Hashemian, Bhanu Singh, Francis Wolff, Daniel Weyer, Steve Clay and Christos	
6.2.3 12:00 - 12:30	Charact	el Modeling Attack Resistant PUF Design based on Non-linear Voltage Transfer teristics mar Vijayakumar and Sandip Kundu	653

Session Title		Emerging Low Power Techniques	
Session Code /	Room	6.3 / Stendhal	
Date & Time		Wednesday, 11 March 2015, 11:00 – 12:30	
Chair		Guillermo Payá Vayá, Leibniz Universität Hannover, DE	
Co-Chair		Alberto Garcia-Ortiz, U. Bremen, DE	
6.3.1 11:00 - 11:30	•	etric Underlapped FinFET Based Robust SRAM Design at 7nm Node 659 Goud, Rangharajan Venkatesan, Anand Raghunathan and Kaushik Roy	
6.3.2 11:30 - 12:00	- •	Configurable Reduce-and-Rank for Energy Efficient Approximate Computing 665 Paha, Swagath Venkataramani, Vijay Raghunathan and Anand Raghunathan	
6.3.3 12:00 - 12:15		ow-Power ECG Front-End Design Based on Compressed Sensing Mamaghanian and Pierre Vandergheynst 671	
6.3.4 12:15 - 12:30	Sizing w	ZZ: A Novel Algorithm for Robust Dynamic Power Optimization via Gate 677 with Fuzzy Games as agrande and Nagarajan Ranganathan	
Session Title		Bridging the Moore's Law Gap with Application-Specific Architectures	
Session Code /	Room	6.4 / Chartreuse	
Date & Time		Wednesday, 11 March 2015, 11:00 – 12:30	
Chair		Cristina Silvano, Politecnico di Milano, IT	
Co-Chair		Lars Bauer, KIT, DE	
6.4.1 11:00 - 11:30	Clusters		
6.4.2 11:30 - 12:00	Elimina	Francesco Conti and Luca Benini Eliminating Intra-Warp Conflict Misses in GPU 689 Bin Wang, Zhuo Liu, Xinning Wang and Weikuan Yu	
6.4.3 12:00 - 12:15	RNA: A	A Reconfigurable Architecture for Hardware Neural Acceleration 695 Tu, Shouyi Yin, Peng Ouyang, Leibo Liu and Shaojun Wei	
6.4.4 12:15 - 12:30		ANN: An Approximate Computing Framework for Artificial Neural Network 701 ang, Ting Wang, Ye Tian, Feng Yuan and Qiang Xu	
Session Title		Multimedia and Consumer Electronics	
Session Code /	Room	6.5 / Meije	
Date & Time		Wednesday, 11 March 2015, 11:00 – 12:30	
Chair		Theo Theocharides, University of Cyprus, CY	
Co-Chair		Marcello Coppola, STMicroelectronics, FR	
6.5.1 11:00 - 11:30	Warpin	or no-DRAM? Exploring Linear Solver Architectures for Image Domain 707 g in 28 nm CMOS Schaffner, Frank K. Gürkaynak, Aljoscha Smolic and Luca Benini	
6.5.2 11:30 - 12:00		Non-Volatile Write Buffer to Reduce Storage Writes in Smartphones 713 Son, Sungkwang Lee, Kyungho Kim, Sungjoo Yoo and Sunggu Lee	
6.5.3 12:00 - 12:15	Clusteri Large N	ing-Based Multi-Touch Algorithm Framework for the Tracking Problem with a 719 Number of Points n Huang, Sheng-Yi Hung and Chung-Ping Cheny	

6.5.4 A Low Energy 2D Adaptive Median Filter Hardware 725

12:15 - 12:30 Ercan Kalali and Ilker Hamzaoglu

Session Title	Panel - The Future of Electronics, Semiconductor, and Design in Europe
Session Code / Room	6.6 / Bayard
Date & Time	Wednesday, 11 March 2015, 11:00 – 12:30
Chair	Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL), CH
Co-Chair	(.) (.), (.), (.)
	t [1146] N/A ni De Micheli
6.6.2 Panelist Jalal Ba	
6.6.3 Panelist Thierry	
6.6.4 Panelist Antun D	
6.6.5 Panelist <i>Horst Sy</i>	t [1146] N/A omanzik
	t [1146] N/A sein Yassaye

Session Title	Application-Mapping Strategies for Many-Cores
Session Code / Room	6.7 / Les Bans
Date & Time	Wednesday, 11 March 2015, 11:00 – 12:30
Chair	Amit Kumar Singh, University of York, UK
Co-Chair	Marc Geilen, Eindhoven University of Technology, NL

Co-Chair	Marc Genen, Einanoven University of Technology, NL
6.7.1 11:00 - 11:30	Adaptive on-the-Fly Application Performance Modeling for Many Cores 730 Sebastian Kobbe, Lars Bauer and Jörg Henkel
6.7.2 11:30 - 12:00	Customization of OpenCL Applications for Efficient Task Mapping under 736 Heterogeneous Platform Constraints Edoardo Paone, Francesco Robino, Gianluca Palermo, Vittorio Zaccaria, Ingo Sander and Cristina Silvano
6.7.3 12:00 - 12:30	Enabling Multi-threaded Applications on Hybrid Shared Memory Manycore 742 Architectures

Tushar Rawat and Aviral Shrivastava

Session Title	SPECIAL DAY Keynote
Session Code / Room	7.0 / (.)
Date & Time	Wednesday, 11 March 2015, 12:50 – 14:30
Chair	(.) (.), (.), (.)
Co-Chair	(.) (.), (.), (.)

7.0.1(Keynote) SPECIAL DAY Keynote: Industrie 4.0: From the Internet of Things to Cyber-Physical N/A Production Systems

Production SystemsWolfgang Wahlster

7.0.2(Keynote) 13:20 - 13:50	SPECIA Antun D	AL DAY Keynote: The Rise of IoT, and the Role of EDA N/A Domic	
Session Title		SPECIAL DAY Hot Topic: Design Tools for the IoT	
Session Code / 1	Room	7.1 / Salle Oisans	
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00	
Chair		Frank Schirrmeister, Cadence, US	
Co-Chair		(.) (.), (.), (.)	
7.1.1 14:30 - 14:52		allenges and Opportunities N/A Schwaderer	
7.1.2 14:52 - 15:14	IoT Dev Marco B	relopment for a Connected Car N/A Sekooij	
7.1.3 15:14 - 15:36	If It's N Remy Po	Not on the Internet, It's Just a Thing: but what are the IoT problems to solve? N/A pattier	
7.1.4 15:36 - 15:58	IoT Har Ian Deni	rdware & Mixed Signal Development N/A nison	
Session Title		Hot Topic - Trading Accuracy for Efficient Computing	
Session Code / 1	Room	7.2 / Belle Etoile	
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00	
Chair		Muhammad Shafique, KIT: Karlsruhe Institute of Technology, DE	
Co-Chair		Marc Geilen, Eindhoven University of Technology, NL	
7.2.1 14:30 - 14:52	_	ting Approximately, and Efficiently 748 Venkataramani, Srimat T. Chakradhar, Kaushik Roy and Anand Raghunathan	
7.2.2 14:52 - 15:15	— Algo i Guru Pr	nexact Memory Aware Algorithm Co-design for Energy Efficient Computation rithmic Principles vakash Arumugam, Prashanth Srikanthan, John Augustine, Krishna Palem, Eli yush Bhargava, Parishkrati and Sreelatha Yenugula	752
7.2.3 15:15 - 15:37	_	ng Inexact Systems Efficiently Using Elimination Heuristics 758 undar Venkataraman, Akash Kumar, Jeremy Schlachter and Christian Enz	
7.2.4 15:37 - 16:00	Opportunities for Energy Efficient Computing: A Study of Inexact General Purpose Processors for High-Performance and Big-Data Applications Peter Düben, Jeremy Schlachter, Parishkrati, Sreelatha Yenugula, John Augustine, Christian Enz, K. Palem and T. N. Palmer		764
Session Title		Hot Topic - Advances in Hardware Trojans Detection	
Session Code / 1	Room	7.3 / Stendhal	
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00	
Chair		Giorgio Di Natale, LIRMM, CNRS/University of Montpellier, FR	
Co-Chair			
7.3.1 14:30 - 14:45		ction to Hardware Trojans Detection Methods 770 trancq and Florian Frick	
7.3.2 14:45 - 15:00		sting Procedure for Finding Insertion Sites of Stealthy Hardware Trojans 776 Dupuis, Papa-Sidy Ba, Marie-Lise Flottes, Giorgio Di Natale and Bruno Rouzeyre	

7.3.3 15:00 - 15:30		re Trojan Detection by Delay and Electromagnetic Measurements 782 to, I. Exurville, S. Bhasin, JL. Danger, S. Guilley, Z. Najm, JB. Rigaud and B.
7.3.4 15:30 - 16:00	_	Efficiency Hardware Trojan Detection Technique Based on Fast SEM Imaging Courbon, Philippe Loubet-Moundi, Jacques J.A. Fournier and Assia Tria
Session Title		Routing Advances for Fault-tolerant and Multicast NoCs
Session Code /	Room	7.4 / Chartreuse
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00
Chair		Fabien Clermidy, CEA, FR
Co-Chair		Masoud Daneshtalab, University of Turku, FI
7.4.1 14:30 - 15:00	Multica	Wire and Surface-wave Communication Fabrics for Decentralized On-Chip 794 sting Karkar, Kin-Fai Tong, Terrence Mak and Alex Yakovlev
7.4.2 15:00 - 15:30	d ² -LBD	OR: Distance-Driven Routing to Handle Permanent Failures in 2D Mesh NoCs Sishnoi, Vijay Laxmi, Manoj Singh Gaur and José Flich
7.4.3 15:30 - 16:00	Distribu	stic Use of Multiple On-Chip Networks for Ultra-Low Latency and Scalable 806 ated Routing Reconfiguration Balboni, José Flich and Davide Bertozzi
Session Title		System Reliability: from Runtime to Design Languages
Session Code /	Room	7.5 / Meije
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00
Chair		Dirk Stroobandt, University of Gent, BE
Co-Chair		Diana Goehringer, University of Bochum, DE
7.5.1 14:30 - 15:00	Amir Ya Nagendi	Language Support for Approximate Hardware Design 812 zdanbakhsh, Divya Mahajan, Bradley Thwaites, Jongse Park, Anandhavel rakumar, Sindhuja Sethuraman, Kartik Ramkrishnan, Nishanthi Ravindran, Rudra a, Abbas Rahimi, Hadi Esmaeilzadeh and Kia Bazargan
7.5.2 15:00 - 15:30	Time-C	ing MPSoC Reliability through Adapting Runtime Task Schedule based on orrelated Fault Behavior . Rozo Duque, Jose M. Monsalve Diaz and Chengmo Yang
7.5.3 15:30 - 15:45	Circuits Florian	I: Accuracy-Configurable Fast Soft Error Masking Analysis in Combinatorial 824 824 825 826 827 828 829 829 829 820 821 821 822 823 824 825 826 826 827 828 829 829 820 820 821 822 823 824 825 826 826 827 827 828 829 829 820 820 821 822 823 824 825 826 827 827 827 827 828 829 829 829 829 829 829 829
7.5.4 15:45 - 16:00	Applica	Minimization for Fault Tolerant Scheduling of Periodic Fixed-Priority 830 tions on Multiprocessor Platforms Han, Ming Fan, Linwei Niu and Gang Quan

Session Title		Test Power and 3-D Fault Tolerance
Session Code /	Room	7.6 / Bayard
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00
Chair		Juergen Schloeffel, Mentor, DE
Co-Chair		Sybille Hellebrand, Universität Paderborn, DE
7.6.1 14:30 - 15:00	Power i	A Dynamic Programming Approach to X-Filling for Minimizing Peak Test 836 n Scan Tests Trinadh, Sobhan Babu Ch., Shiv Govind Singh, Seetal Potluri and Kamakoti V.
7.6.2 15:00 - 15:30		Partitioning Algorithm for Reducing Capture Power of Delay-Fault LBIST 842 Elena Dubrova and Gunnar Carlsson
7.6.3 15:30 - 16:00		cture of Ring-based Redundant TSV for Clustered Faults 848 n Lo, Kang Chi and TingTing Hwang
Session Title		Energy-efficient Computing
Session Code /	Room	7.7 / Les Bans
Date & Time		Wednesday, 11 March 2015, 14:30 – 16:00
Chair		Damien Querlioz, CNRS-IEF, FR
Co-Chair		Swaroop Ghosh, University of South Florida, US
7.7.1 14:30 - 15:00	Learnin Pai-Yu (logy-Design Co-optimization of Resistive Cross-point Array for Accelerating 854 og Algorithms on Chip Chen, Deepak Kadetotad, Zihan Xu, Abinash Mohanty, Binbin Lin, Jieping Ye, Vrudhula, Jae-sun Seo, Yu Cao and Shimeng Yu
7.7.2 15:00 - 15:30	Spiking	Neural Network with RRAM: Can We Use It for Real-World Application? 860 Fang, Lixue Xia, Boxun Li, Rong Luo, Yiran Chen, Yu Wang and Huazhong Yang
7.7.3 15:30 - 16:00	Using S	rative Study of Power-Gating Architectures for Nonvolatile FinFET-SRAM 866 pintronics-Based Retention Technology Shuto, Shuu'ichirou Yamamoto and Satoshi Sugahara
Session Title		Interactive Presentations
Session Code		IP3
Date & Time		Wednesday, 11 March 2015, 16:00 – 16:30
IP3-1		RAM-Based PUFs 872 pana Vatajelu, Giorgio Di Natale, Marco Indaco and Paolo Prinetto
IP3-2	Spatial : Johanne	and Temporal Granularity Limits of Body Biasing in UTBB-FDSOI 876 ss Maximilian Kühn, Dustin Peterson, Hideharu Amano, Oliver Bringmann and ag Rosenstiel
IP3-3	Stochas	ware Implementation of a Radial Basis Function Neural Network Using 880 tic Logic Feng Ran, Cong Ma and David J. Lilja
IP3-4		Software Defined FPGA based Accelerators for Big Data 884 ang, Xi Li and Xuehai Zhou
IP3-5	Dynami	c Reconfigurable Puncturing for Secure Wireless Communication 888 ang, Jude Angelo Ambrose, Akash Kumar and Sri Parameswaran

IP3-6	Approx	composition Architecture Based on Two-Variable Numeric Function 892 imation Rust, Frank Ludwig and Steffen Paul
IP3-7	Archite	e Memory Mapping Approach for Optimized Parallel Hardware Interleaver 896 ctures 'Ir Reehman, Cyrille Chavet, Philippe Coussy and Awais Sani
IP3-8		zing Common Idle Time on Multi-Core Processors with Shared Memory 900 en Fu, Yingchao Zhao, Minming Li and Chun Jason Xue
IP3-9	Systems	Liang Shi, Congming Gao, Kaijie Wu, Chun Jason Xue, Qingfeng Zhuge and Edwin
IP3-10	Chip M	id Packet/Circuit-switched Router to Accelerate Memory Access in NoC-based ultiprocessors Mazloumi and Mehdi Modarressi
IP3-11	Archite	tomatic Implementation of a Bioinspired Reliable Analog Task Distribution 912 cture for Multiple Analog Cores on Rosen, Markus Meissner and Lars Hedrich
IP3-12	Power-Efficient Accelerator Allocation in Adaptive Dark Silicon Many-Core Systems Muhammad Usman Karim Khan, Muhammad Shafique and Jörg Henkel	
IP3-13	Davide I	ll-Aware Floorplanning for Partially-Reconfigurable FPGA-Based Systems Pagano, Mikel Vuka, Marco Rabozzi, Riccardo Cattaneo, Donatella Sciuto and D. Santambrogio
IP3-14	and Tes	ck-Bus Oscillation Ring: A General Architecture for Delay Characterization 924 tof Interconnects Huang, Meng-Ting Tsai, Kun-Han (Hans) Tsai and Wu-Tung Cheng
IP3-15	Devices	Neuromorphic Computing Enabled by Multi-Gate Programmable Resistive 928 alayir, Mohamed Darwish, Jeffrey Weldon and Larry Pileggi
IP3-16	based F	rgy-efficient Non-volatile In-Memory Accelerator for Sparse-representation 932 ace Recognition Vang, Hantao Huang, Leibin Ni, Hao Yu, Mei Yan, Chuliang Weng, Wei Yang and Zhao
Session Title		SPECIAL DAY Panel: Security and Verification for the IoT
Session Code /	Room	8.1 / Salle Oisans
Date & Time		Wednesday, 11 March 2015, 17:00 – 18:30
Chair		Dominique Borrione, TIMA Lab, UGA, FR
Co-Chair		Guy Gogniat, Lab-STICC, Université de Bretagne-Sud, Lorient, FR
8.1.1	Panelist Erdinç (
8.1.2	Panelist Guido B	
8.1.3	Panelist Francois	s-N/A s-Xavier Standaert
8.1.4	Panelist Christop	n/A ch Grimm

	wayne E	Burleson
Session Title		Flash Memories & Numerical Approximation
Session Code /	Room	8.2 / Belle Etoile
Date & Time		Wednesday, 11 March 2015, 17:00 – 18:30
Chair		Philippe Coussy, Universite de Bretagne-Sud, FR
Co-Chair		Zili Shao, HongKong Polytechnic University, HK
8.2.1 17:00 - 17:30		oftware-Based Half-Level-Cell Flash Memory 936 Lin and Jen-Wei Hsieh
8.2.2 17:30 - 18:00		2: Automated Framework for Hardware Accelerated Iterative Data Analysis 942 a.M. Songhori, Azalia Mirhoseini, Xuyang Lu and Farinaz Koushanfar
8.2.3 18:00 - 18:30	_	Method for Multiplier-Less Two-Variable Numeric Function Approximation 948 Rust and Steffen Paul
Session Title		Dynamic Thermal Management for Multi-cores
Session Code /	Room	8.3 / Stendhal
Date & Time		Wednesday, 11 March 2015, 17:00 – 18:30
Chair		Georgios Karakonstantis, Queen's University, UK
Co-Chair		José Luis Ayala, Complutense University of Madrid, ES
8.3.1 17:00 - 17:30	MPSoC	nal Stress-Aware Algorithm for Power and Temperature Management of 954 s Samal, Arman Iranfar, Ali Afzali-Kusha and Massoud Pedram
8.3.2 17:30 - 18:00	Platforn	ve Dynamic Thermal and Power Management for Heterogeneous Mobile 960 ns Singla, Gurinderjit Kaur, Ali K. Unver and Umit Y. Ogras
8.3.3	Ganar	
18:00 - 18:30	Power-I	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots 966 nad Javad Dousti and Massoud Pedram
	Power-I	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots 966
18:00 - 18:30	Power-I Mohamn	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots 966 nad Javad Dousti and Massoud Pedram
18:00 - 18:30 Session Title	Power-I Mohamn	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots 966 nad Javad Dousti and Massoud Pedram Industrial System Design Opportunities
18:00 - 18:30 Session Title Session Code /	Power-I Mohamn	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots 966 nad Javad Dousti and Massoud Pedram Industrial System Design Opportunities 8.4 / Chartreuse
18:00 - 18:30 Session Title Session Code / Date & Time	Power-I Mohamn	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots and Javad Dousti and Massoud Pedram Industrial System Design Opportunities 8.4 / Chartreuse Wednesday, 11 March 2015, 17:00 – 18:30
18:00 - 18:30 Session Title Session Code / Date & Time Chair	Power-I Mohamn Room DSP Ba	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots and Javad Dousti and Massoud Pedram Industrial System Design Opportunities 8.4 / Chartreuse Wednesday, 11 March 2015, 17:00 – 18:30 Wehn Norbert, University of Kaiserslautern, DE
18:00 - 18:30 Session Title Session Code / Date & Time Chair Co-Chair 8.4.1	Room DSP Ba Sangjo L Accelera	Efficient Control of Thermoelectric Coolers Considering Distributed Hot Spots and Javad Dousti and Massoud Pedram Industrial System Design Opportunities 8.4 / Chartreuse Wednesday, 11 March 2015, 17:00 – 18:30 Wehn Norbert, University of Kaiserslautern, DE David Raphael, CEA-LIST, FR sed Programmable FHD HEVC Decoder 972
18:00 - 18:30 Session Title Session Code / Date & Time Chair Co-Chair 8.4.1 17:00 - 17:15 8.4.2	Power-I Mohamn Room DSP Ba Sangjo I Acceler: H.A. Du A Packet	Industrial System Design Opportunities 8.4 / Chartreuse Wednesday, 11 March 2015, 17:00 – 18:30 Wehn Norbert, University of Kaiserslautern, DE David Raphael, CEA-LIST, FR seed Programmable FHD HEVC Decoder 972 i.ee, Joonho Song, Wonchang Lee, Doohyun Kim, Jaehyun Kim and Shihwa Lee ating Complex Brain-Model Simulations on GPU Platforms 974
18:00 - 18:30 Session Title Session Code / Date & Time Chair Co-Chair 8.4.1 17:00 - 17:15 8.4.2 17:15 - 17:30 8.4.3	Power-I Mohamm Room DSP Ba Sangjo I Accelera H.A. Du A Packe Runan M Reducin Serge VI	Industrial System Design Opportunities 8.4 / Chartreuse Wednesday, 11 March 2015, 17:00 – 18:30 Wehn Norbert, University of Kaiserslautern, DE David Raphael, CEA-LIST, FR sed Programmable FHD HEVC Decoder 972 Lee, Joonho Song, Wonchang Lee, Doohyun Kim, Jaehyun Kim and Shihwa Lee ating Complex Brain-Model Simulations on GPU Platforms 974 Nguyen, Zaid Al-Ars, Georgios Smaragdos and Christos Strydis et-switched Interconnect for Many-core Systems with BE and RT Service 980

8.4.6 A New Distributed Framework for Integration of District Energy Data from 992 18:15 - 18:30 Heterogeneous Devices

Francesco G. Brundu, Edoardo Patti, Andrea Acquaviva, Michelangelo Grosso, Gaetano Rasconà, Salvatore Rinaudo and Enrico Macii

	Kasconc	a, Salvatore Rinaudo and Enrico Macii	
Session Title		Hot Topic - Spintronics based Computing	
Session Code /	Room	8.5 / Meije	
Date & Time		Wednesday, 11 March 2015, 17:00 – 18:30	
Chair		Lionel Torres, LIRMM, CNRS/University of Montpellier, FR	
Co-Chair		Weisheng Zhao, University ParisSud/CNRS, FR	
8.5.1 17:00 - 17:20	Nicolas Vodenic	Architectures onic Devices as Key Elements for Energy-Efficient Neuroinspired Architectures Locatelli, Adrien F. Vincent, Alice Mizrahi, Joseph S. Friedman, Damir carevic, Joo-Von Kim, Jacques-Olivier Klein, Weisheng Zhao, Julie Grollier and Querlioz	99
8.5.2 17:20 - 17:40		pin Hall Effect (GSHE) Logic Design for Low Power Application 1000 Zhang, Bonan Yan, Wenqing Wu, Hai Li and Yiran Chen	
8.5.3 17:40 - 18:00	Power a Takahir	onics-Based Nonvolatile Logic-in-Memory Architecture Towards an Ultra-Low- and Highly Reliable VLSI Computing Paradigm to Hanyu, Daisuke Suzuki, Naoya Onizawa, Shoun Matsunaga, Masanori Natsui and Mochizuki	100
8.5.4 18:00 - 18:15	Sophian	al Applications Based on NVM Emerging Technologies 1012 ne Senni, Raphael Martins Brum, Lionel Torres, Gilles Sassatelli, Abdoulaye ne and Bruno Mussard	
8.5.5 18:15 - 18:30	Guangy	Device to System: Cross-layer Design Exploration of Racetrack Memory 1018 by Sun, Chao Zhang, Hehe Li, Yue Zhang, Weiqi Zhang, Yizi Gu, Yinan Sun, JO. D. Ravelosona, Yongpan Liu, Weisheng Zhao and Huazhong Yang	
Session Title		Statistical Answers to Analog/Mixed Signal Design and Test Problems	
Session Code /	Room	8.6 / Bayard	
Date & Time		Wednesday, 11 March 2015, 17:00 – 18:30	
Chair		Jacob Abraham, Univ. Texas Austin, US	
Co-Chair		Michel Renovell, LIRMM/CNRS, FR	
8.6.1 17:00 - 17:30		th Bit Error Rate Estimation for High-Speed Link by Bayesian Model Fusion 1024 Fang, Qicheng Huang, Fan Yang, Xuan Zeng, Xin Li and Chenjie Gu	
8.6.2 17:30 - 18:00	John Lie	ployment of Alternate Analog Test Using Bayesian Model Fusion 1030 aperdos, Haralampos-G. Stratigopoulos, Louay Abdallah, Yiorgos Tsiatouhas, Arapoyanni and Xin Li	
8.6.3 18:00 - 18:15		search: An Adaptive Identification of Failure Regions 1036 Dobler, Manuel Harrant, Monica Rafaila, Georg Pelz, Wolfgang Rosenstiel and Bogdan	
8.6.4 18:15 - 18:30	Analog/	Spatial Variation Modeling Algorithm for Efficient Test Cost Reduction of 1042 /RF Circuits Conçalves, Xin Li, Miguel Correia, Vitor Tavares, John Carulli and Kenneth Butler	

Session Title		Compilers and Tools for Performance	
Session Code / Ro	oom	8.7 / Les Bans	
Date & Time Wednesday, 11 March 2015, 17:00 – 18:30		Wednesday, 11 March 2015, 17:00 – 18:30	
Chair		Frank Hannig, Erlangen University, DE	
Co-Chair		Christian Haubelt, University of Rostock, DE	
		e-to-C Ahead-of-Time Compilation for Android Dalvik Virtual Machine 1048 Seok Oh, Ji Hwan Yeo and Soo-Mook Moon	
		Linear Algebra Compiler for Embedded Processors 1054 Kyrtatas, Daniele G. Spampinato and Markus Püschel	
18:00 - 18:30 P	aralleli	A: Variation and Reliability-Aware Application Scheduling with Adaptive 1060 ism in the Dark-Silicon Era apadia and Sudeep Pasricha	
Session Title		SPECIAL DAY Hot Topic: Game-changing Innovative Technology Platforms for Health Care	
Session Code / Ro	oom	9.1 / Salle Oisans	
Date & Time		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Jo De Boeck, IMEC, BE	
Co-Chair		(.) (.) , <i>(.)</i> , <i>(.)</i>	
		ame changing innovation in Technology and Design for effective health care N/A hris Van Hoof	
		vanced Self-Powered Systems of Integrated Sensors and Technologies N/A na Misra	
		are in an Integrated Digital World N/A ul Linnartz	
Session Title		Hot Topic - Transparent Use of Accelerators in Heterogeneous Computing Systems	
Session Code / Ro	oom	9.2 / Belle Etoile	
Date & Time		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Christian Plessl, University of Paderborn, DE	
Co-Chair		Heiner Giefers, IBM Research Zurich, CH	
	Transparent Acceleration of Program Execution Using Reconfigurable Hardware 100		
		nting Arithmetic Kernels with Coherent Attached FPGA Coprocessors 1072 Giefers, Raphael Polig and Christoph Hagleitner	
	Transparent Offloading of Computational Hotspots from Binary Code to Xeon Phi 1078 Marvin Damschen, Heinrich Riebler, Gavin Vaz and Christian Plessl		
	_	rent Linking of Compiled Software and Synthesized Hardware 1084 Thomas, Shane T. Fleming, George A. Constantinides and Dan R. Ghica	

Session Title		NoC Optimization	
Session Code /	Room	9.3 / Stendhal	
Date & Time Thursday, 12 March 2015, 8:30 – 10:00		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Marcello Coppola, ST Microelectronics, FR	
Co-Chair		José Flich, Universidad Politecnica de Valencia, ES	
9.3.1 8:30 - 9:00	Traffic	oC: TDM Scheduling at the Virtual-Channel Level for Efficient Network Isolation ras, I. Seitanidis, C. Nicopoulos and G. Dimitrakopoulos	
9.3.2 9:00 - 9:30		sed vs Delay-Based Control for DVFS in NoC 1096 2. Casu and Paolo Giaccone	
9.3.3 9:30 - 10:00	Reactio	nabled Multicore Architectures for Stochastic Analysis of Biomolecular 1102 ns Majumder, Xian Li, Paul Bogdan and Partha Pande	
Session Title	Turbo w	Advanced Trends in Alternative Technologies	
Session Code /	Room	9.4 / Chartreuse	
Date & Time	ROOM	Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Martin Trefzer, University of York, UK	
Co-Chair	and the second system of the s		
9.4.1 8:30 - 9:00	Simulat	mization of Quantum Computer Architecture using a Resource-Performance 1108 clator cammad Ahsan and Jungsang Kim	
9.4.2 9:00 - 9:30	Microfl	me-Oriented Sample Preparation for Reactant Minimization on Flow-Based 1114 ofluidic Biochips with Multi-Segment Mixers Mei Huang, Chia-Hung Liu and Juinn-Dar Huang	
9.4.3 9:30 - 10:00	Hui Li, 2	Thermal Aware Design Method for VCSEL-Based On-Chip Optical Interconnect 1120 Hui Li, Alain Fourmigue, Sébastien Le Beux, Xavier Letartre, Ian O'Connor and Gabriela Nicolescu	
Session Title		Modeling and Simulation of Extra-Functional Properties	
Session Code /	Room	9.5 / Meije	
Date & Time		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Sylvian Kaiser, DOCEA Power, FR	
Co-Chair		Sander Stuijk, TU Eindhoven, NL	
9.5.1 8:30 - 9:00	Hardwa	Dynamic Power and Performance Back-Annotation for Fast and Accurate Functional 1126 Hardware Simulation Dongwook Lee, Lizy K. John and Andreas Gerstlauer	
9.5.2 9:00 - 9:30		d Precise Cache Performance Estimation for Out-Of-Order Execution 1132 1. Douma, Sebastian Altmeyer and Andy D. Pimentel	
9.5.3 9:30 - 10:00		ration Based Thermal Modeling Technique for Complex Multicore Systems 1138 ra Rai and Lothar Thiele	

Session Title		Design, Synthesis and Validation of Analog Circuits	
Session Code /	Room	9.6 / Bayard	
Date & Time Thursday, 12 March 2015, 8:30 – 10:00		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Marie-Minerve Louerat, LIP6/CNRS, FR	
Co-Chair		Georges Gielen, ESAT - KU Leuven, BE	
9.6.1 8:30 - 9:00	Knowledge-Intensive, Causal Reasoning for Analog Circuit Topology Synthesis in 1144 Emergent and Innovative Applications Fanshu Jiao, Sergio Montano and Alex Doboli		
9.6.2 9:00 - 9:30		Inspired Mixed Signal Processor Based on Tunnel Transistors 1150 Sedighi, Indranil Palit, X. Sharon Hu, Joseph Nahas and Michael Niemier	
9.6.3 9:30 - 9:45	Extract		
9.6.4 9:45 - 10:00	Initial T	ourenço, Ricardo Martins and Nuno Horta Fransient Response of Oscillators with Long Settling Time 1162 eorg Brachtendorf and Kai Bittner	
Session Title		Test Generation, Fault Simulation and Diagnosis	
Session Code /	Room	9.7 / Les Bans	
Date & Time		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Jacob Abraham, The University of Texas at Austin, US	
Co-Chair		Bernd Becker, University Freiburg, DE	
9.7.1 8:30 - 9:00 9.7.2	and Del David L GPU-A	Quick Error Detection Tests with Fast Runtimes for Effective Post-Silicon Validation 1168 nd Debug David Lin, Eswaran S., Sharad Kumar, Eric Rentschler and Subhasish Mitra GPU-Accelerated Small Delay Fault Simulation 1174	
9:00 - 9:30	Wunder	ric Schneider, Stefan Holst, Michael A. Kochte, Xiaoqing Wen and Hans-Joachim underlich	
9.7.3 9:30 - 9:45	Enviror	Fault Simulation with Parallel Exact Critical Path Tracing in Multiple Core Environment Maksim Gorev, Raimund Ubar and Sergei Devadze	
9.7.4 9:45 - 10:00	On the	Automatic Generation of SBST Test Programs for In-Field Test 1186 s Riefert, Riccardo Cantoro, Matthias Sauer Matteo Sonza Reorda and Bernd Becker	
Session Title		Hot Topic - Monolithic 3D: A Path to Real 3D Integrated Chips	
Session Code /	Room	9.8 / Salle LesDiguières	
Date & Time		Thursday, 12 March 2015, 8:30 – 10:00	
Chair		Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL), CH	
Co-Chair		Ian O'Connor, Institut des Nanotechnologies de Lyon, FR	
9.8.1 8:30 - 9:00	A Comprehensive Study of Monolithic 3D Cell on Cell Design Using Commercial 2D Tool O. Billoint, H. Sarhan, I. Rayane, M. Vinet, P. Batude, C. Fenouillet-Beranger, O. Rozeau, G. Cibrario, F. Deprat, A. Fustier, JE. Michallet, O. Faynot, O. Turkyilmaz, JF. Christmann, S. Thuries and F. Clermidy		
9.8.2 9:00 - 9:30		thic 3D Integration: A Path from Concept to Reality 1197 Shulaker, Tony F. Wu, Mohamed M. Sabry, Hai Wei, HS. Philip Wong and Subhasish	

9.8.3 A Ultra-Low-Power FPGA Based on Monolithically Integrated RRAMs 1203

9:30 - 10:00 Pierre-Emmanuel Gaillardon, Xifan Tang, Jury Sandrini, Maxime Thammasack, Somayyeh Rahimian Omam, Davide Sacchetto, Yusuf Leblebici and Giovanni De Micheli

Session Title	Interactive Presentations		
Session Code	IP4		
Date & Time	Thursday, 12 March 2015, 10:00 – 10:30		
	· · · · · · · · · · · · · · · · · · ·		
IP4-1	PWL: A Progressive Wear Leveling to Minimize Data Migration Overheads for NAND 1209 Flash Devices Fu-Hsin Chen, Ming-Chang Yang, Yuan-Hao Chang and Tei-Wei Kuo		
IP4-2	Towards Trustable Storage Using SSDs with Proprietary FTL 1213 Xiaotong Cui, Minhui Zou, Liang Shi and Kaijie Wu		
IP4-3	User-Specific Skin Temperature-Aware DVFS for Smartphones 1217 Begum Egilmez, Gokhan Memik, Seda Ogrenci-Memik and Oguz Ergin		
IP4-4	Formal Probabilistic Analysis of Distributed Dynamic Thermal Management 1221 Shafaq Iqtedar, Osman Hasan, Muhammad Shafique and Jörg Henkel		
IP4-5	A Hybrid Quasi Monte Carlo Method for Yield Aware Analog Circuit Sizing Tool 1225 Engin Afacan, Gönenç Berkol, Ali Emre Pusane, Günhan Dündar and Faik Baskaya		
IP4-6	Feature Selection for Alternate Test Using Wrappers: Application to an RF LNA Case 1229 Study		
IP4-7	Manuel J. Barragan and Gildas Leger Improving SIMD Code Generation in QEMU 1233 Sheng-Yu Fu, Jan-Jan Wu and Wei-Chung Hsu		
IP4-8	Reuse Distance Analysis for Locality Optimization in Loop-Dominated Applications 1237 Christakis Lezos, Grigoris Dimitroulakos and Konstantinos Masselos		
IP4-9	TAPP: Temperature-Aware Application Mapping for NoC-Based Many-Core 1241 Processors		
IP4-10	Di Zhu, Lizhong Chen, Timothy M. Pinkston and Massoud Pedram Malleable NoC: Dark Silicon Inspired Adaptable Network-on-Chip 1245		
11 4-10	Haseeb Bokhari, Haris Javaid, Muhammad Shafique Jörg Henkel and Sri Parameswaran		
IP4-11	Topology Identification for Smart Cells in Modular Batteries 1249 Sebastian Steinhorst and Martin Lukasiewycz		
IP4-12	LVS Check for Photonic Integrated Circuits – Curvilinear Feature Extraction and 1253 Validation Ruping Cao, Julien Billoudet, John Ferguson, Lionel Couder, John Cayo, Alexandre Arriordaz and Ian O'Connor		
IP4-13	FP-Scheduling for Mode-Controlled Dataflow: A Case Study 1257 Alok Lele, Orlando Moreira and Kees van Berkel		
IP4-14	Ageing Simulation of Analogue Circuits and Systems using Adaptive Transient 1261 Evaluation Felix Salfelder and Lars Hedrich		
IP4-15	A Tool for the Assisted Design of Charge Redistribution SAR ADCs 1265 S. Brenna, A. Bonetti, A. Bonfanti and A. L. Lacaita		
IP4-16	Detection of Asymmetric Aging-Critical Voltage Conditions in Analog Power-Down 1269		

Mode

Michael Zwerger and Helmut Graeb

IP4-17	Voltage	erformance Single Supply CMOS Inverter Level up Shifter for Multi–Supply s Domains García, Juan A. Montiel–Nelson, J. Sosa and Saeid Nooshabadi	1273
IP4-18	Explori	ng the Impact of Functional Test Programs Re-Used for Power-Aware Testing ti, A. Bosio, L. Dilillo, P. Girard, A. Virazel, P. Bernardi M.Sonza Reorda	1277
IP4-19	A Breal Based S	kpoint-Based Silicon Debug Technique with Cycle-Granularity for Handshake-	1281
IP4-20	Fault D	iagnosis in Designs with Extreme Low Pin Test Data Compressors 1285 p Kundu, Parthajit Bhattacharya and Rohit Kapur	
IP4-21	Optimizing Dynamic Trace Signal Selection Using Machine Learning and Linear 1289 Programming Charlie Shucheng Zhu and Sharad Malik		
Session Title		SPECIAL DAY Hot Topic: Wearable Medical Applications	
Session Code /	Room	10.1 / Salle Oisans	
Date & Time		Thursday, 12 March 2015, 11:00 – 12:30	
Chair		Renzo Dal Molin, Sorin Group, FR	
Co-Chair		Chris Van Hoof, IMEC, BE	
10.1.1 11:00 - 11:30	Mobile health monitoring: adoption and system challenges N/A David Shanes		
10.1.2 11:30 - 12:00		ole Device For Physical and Emotional Health Monitoring N/A an Murali	
10.1.3 12:00 - 12:30	Arrays	alysis for Fall Prediction Using Hierarchical Textile-Based Capacitive Sensor	1293
	Rebecca	Baldwin, Stan Bobovych, Ryan Robucci, Chintan Patel and Nilanjan Banerjee	
Session Title		Emerging Memory Architectures	
Session Code /	Room	10.2 / Belle Etoile	
Date & Time		Thursday, 12 March 2015, 11:00 – 12:30	
Chair		Luca Perniola, CEA-LETI, FR	
Co-Chair		Pierre-Emmanuel Gaillardon , École Polytechnique Fédérale de Lausanne (EPFL), CH	
10.2.1 11:00 - 11:30		M: A Hybrid Reconfigurable Resistive Random-Access Memory Angel Lastras-Montaño, Amirali Ghofrani and Kwang-Ting Cheng	
10.2.2 11:30 - 12:00	nCode: Limiting Harmful Writes to Emerging Mobile NVRAM through Code 1305 Swapping Kan Zhong, Duo Liu, Linbo Long, Xiao Zhu, Weichen Liu, Qingfeng Zhuge and Edwin H M. Sha		
10.2.3 12:00 - 12:15	Manu P	Level Exploration of a STT-MRAM based Level 1 Data-Cache 1311 erumkunnil Komalan, Christian Tenllado, José Ignacio Gómez Pérez, Francisco Fernández and Francky Catthoor	
10.2.4 12:15 - 12:30	High Pe	erformance AXI-4.0 Based Interconnect for Extensible Smart Memory Cube zarkhish, Davide Rossi, Igor Loi and Luca Benini	1317

Session Title		Modern Architectures for Real-Time Systems	
Session Code / Room 10.3 / Stendhal			
Date & Time	ROOM	Thursday, 12 March 2015, 11:00 – 12:30	
Chair	Benny Akesson, Czech Technical University in Prague, CZ		
Co-Chair		Rodolfo Pellizzoni, University of Waterloo, CA	
10.3.1 11:00 - 11:30		ederated Scheduling of Constrained-Deadline Sporadic DAG Task Systems 1323 Baruah	
10.3.2 11:30 - 12:00	Run ar	nd Be Safe: Mixed-Criticality Scheduling with Temporary Processor Speedup theng Huang, Pratyush Kumar, Georgia Giannopoulou and Lothar Thiele	
10.3.3 12:00 - 12:30	_	Core Fixed-Priority Scheduling of Real-Time Tasks with Statistical Deadline 1335	
	Tianyi	Wang, Linwei Niu, Shaolei Ren and Gang Quan	
Session Title		Energy Aware Data Center: Design and Management	
Session Code /	Room	10.4 / Chartreuse	
Date & Time		Thursday, 12 March 2015, 11:00 – 12:30	
Chair		Carlo Cavazzoni, Cineca, IT	
Co-Chair		Andreas Burg, École Polytechnique Fédérale de Lausanne (EPFL), CH	
10.4.1 11:00 - 11:30	Efficie	emory Fast-Forward: A Low Cost Special Function Unit to Enhance Energy 1341 fficiency in GPU for Big Data Processing unhyeok Park, Junwhan Ahn, Sungpack Hong, Sungjoo Yoo and Sunggu Lee	
10.4.2 11:30 - 12:00	Power	Minimization for Data Center with Guaranteed QoS 1347 Liu, Soamar Homsi, Ming Fan, Shaolei Ren, Gang Quan and Shangping Ren	
10.4.3 12:00 - 12:30		nergy-Aware Cooling for Hot-Water Cooled Supercomputers 1353 Shristian Conficoni, Andrea Bartolini, Andrea Tilli, Giampietro Tecchiolli, Luca Benini	
Session Title		Reconfigurable Architectures and Applications	
Session Code /	Room	10.5 / Meije	
Date & Time		Thursday, 12 March 2015, 11:00 – 12:30	
Chair		Christian Plessl, University of Paderborn, DE	
Co-Chair		Enno Lübbers, Intel Labs Europe, DE	
10.5.1 11:00 - 11:30		d Adaptive Clock Management for FPGA Processor Acceleration 1359 dru Gheolbănoiu, Lucian Petrică and Sorin Cotofană	
10.5.2 11:30 - 12:00	Memor	A Scalable and High-Density FPGA Architecture with Multi-Level Phase Change 1365 Memory	
10.5.3 12:00 - 12:30	Chunan Wei, Ashutosh Dhar and Deming Chen FPGA Accelerated DNA Error Correction 1371 Anand Ramachandran, Yun Heo, Wen-Mei Hwu, Jian Ma and Deming Chen		

Session Title		Circuit Design and Test: From Characterization to Measurement
Session Code /	Room 10.6 / Bayard	
Date & Time	te & Time Thursday, 12 March 2015, 11:00 – 12:30	
Chair		Salvador Mir, TIMA/CNRS, FR
Co-Chair		Christoph Grimm, TU Kaiserslautern, DE
10.6.1 11:00 - 11:30	Seyed I	ye Diagram Analysis for High-Speed CMOS Circuits 1377 Nematollah Ahmadyan, Chenjie Gu, Suriyaprakash Natarajan, Eli Chiprout and a Vasudevan
10.6.2 11:30 - 12:00	Statistical Library Characterization Using Belief Propagation Across Multiple 1383 Technology Nodes Li Yu, Sharad Saxena, Christopher Hess, Ibrahim (Abe) M. Elfadel, Dimitri Antoniadis and Duane Boning	
10.6.3 12:00 - 12:15	Combi Gildas	ining Adaptive Alternate Test and Multi-Site 1389 Leger
10.6.4 12:15 - 12:30	A Method for the Estimation of Defect Detection Probability of Analog/RF Defect- Oriented Tests John Liaperdos, Angela Arapoyanni and Yiorgos Tsiatouhas	
Session Title		Expanding the Applicability of Formal Methods
Session Code /	Room	10.7 / Les Bans
Date & Time		Thursday, 12 March 2015, 11:00 – 12:30
Chair		Barbara Jobstmann, École Polytechnique Fédérale de Lausanne (EPFL), CH
Co-Chair		Christoph Scholl, University Freiburg, DE
10.7.1 11:00 - 11:30	Automated Rectification Methodologies to Functional State-Space Unreachability 1401 Ryan Berryhill and Andreas Veneris	
10.7.2 11:30 - 12:00	Over-Approximating Loops to Prove Properties Using Bounded Model Checking Priyanka Darke, Bharti Chimdyalwar, R. Venkatesh, Ulka Shrotri and Ravindra Metta	
10.7.3 12:00 - 12:15	Automatic Extraction of Micro-Architectural Models of Communication Fabrics from Register Transfer Level Designs Sebastiaan J. C. Joosten and Julien Schmaltz	
10.7.4 12:15 - 12:30		Synthesis and Verification for xMAS Models 1419 Burns, Danil Sokolov and Alex Yakovlev
Session Title		SPECIAL DAY Keynote
Session Code /	Room	11.0 / (.)
Date & Time		Thursday, 12 March 2015, 13:15 – 14:00
Chair		Jo De Boeck, IMEC, BE
Co-Chair		David Atienza, École Polytechnique Fédérale de Lausanne (EPFL), CH
11.0.1(Keynote) 13:15 - 13:20		IP Award Presentation N/A or Bringmann
11.0.2(Keynote)	Bioel	lectronic Medicines - Heralding in a New Therapeutic Approach N/A offer Famm

Session Title		SPECIAL DAY Hot Topic: Implantable Medical Applications	
Session Code /	Room	Room 11.1 / Salle Oisans	
Date & Time		Thursday, 12 March 2015, 14:00 – 15:30	
Chair		Refet Firat Yazicioglu, IMEC, BE	
Co-Chair		Jean-Paul Linnartz, Philips, NL	
11.1.1 14:00 - 14:30		tive implantable medical devices N/A nzo Dal Molin	
11.1.2 14:30 - 15:00		ds next generation Deep Brain Stimulation N/A el Decré	
11.1.3 15:00 - 15:30	Integra Minkyu	ated Circuits and Microsystems for Emerging Biomedical Devices N/A	
Session Title		Variability and Robustness for Emerging Technologies	
Session Code /	Room	11.2 / Belle Etoile	
Date & Time		Thursday, 12 March 2015, 14:00 – 15:30	
Chair		Edith Beigne, CEA-LETI, FR	
Co-Chair		Andy Tyrrell, University of York, UK	
11.2.1 14:00 - 14:30	Variation-Aware, Reliability-Emphasized Design and Optimization of RRAM Using SPICE Model H. Li, Z. Jiang, P. Huang, Y. Wu, HY. Chen, B. Gao, X. Y. Liu, J. F. Kang and HS. P. Wong		
11.2.2 14:30 - 15:00	_	pact of Process-Variations in STTRAM and Adaptive Boosting for Robustness 1431 and Adaptive Motaman, Swaroop Ghosh and Nitin Rathi	
11.2.3 15:00 - 15:15		Device/Circuit/Architecture Co-Design of Reliable STT-MRAM 1437 Zoha Pajouhi, Xuanyao Fong and Kaushik Roy	
11.2.4 15:15 - 15:30		Sub-10 nm FinFETs and Tunnel-FETs: From Devices to Systems 1443 Ankit Sharma, A. Arun Goud and Kaushik Roy	
Session Title		Hot Topic - Multi/Many-Core Programming: Where Are We Standing?	
Session Code /	Room	11.3 / Stendhal	
Date & Time		Thursday, 12 March 2015, 14:00 – 15:30	
Chair		Wehn Norbert, Technische Universität Kaiserslautern, DE	
Co-Chair			
11.3.1 14:00 - 14:15	5% or 5X? The Performance Gap in SIMD Optimization, and Possible Solutions[1129] N/A Ben Juurlink		
11.3.2 14:15 - 14:30	Model - Lothar	-Based Design of Real-Time Systems [1129] N/A Thiele	
11.3.3 14:30 - 14:45	Programming Adaptive and Energy-Efficient Many-Cores [1129] N/A Jeronimo Castrillon		
11.3.4 14:45 - 15:00	Confidence in the Use of Software Tools According to the ISO 26262 in Automotive N/A Multicore Applications [1129] Ralph Jessenberger		

15:00 - 15:15		otive Multicore Microcontroller Simulation, Debugging and Analysis using N/A l Prototypes [1129] Reyes
11.3.6 15:15 - 15:30	Report	ng Multicore Compiler Research into Industrial Practices: An Early Experience N/A t [1129] to Sheng
Session Title		Logic Synthesis: the Faithful, the Approximate and the Stochastic
Session Code /	Room	11.4 / Chartreuse
Date & Time		Thursday, 12 March 2015, 14:00 – 15:30
Chair		Alex Yakovlev, University of Newcastle, UK
Co-Chair		José Monteiro, University of Lisbon, PT
11.4.1 14:00 - 14:30		Approximate Adder with Low Relative Error and Correct Sign Calculation 1449 Hu and Weikang Qian
11.4.2 14:30 - 15:00		ds Binary Circuit Models That Faithfully Capture Physical Solvability 1455 as Függer, Robert Najvirt, Thomas Nowak and Ulrich Schmid
11.4.3 15:00 - 15:15		pling Area Reduction Technique Applying ODC Shifting 1461 o, Tak-Kei Lam, Xing Wei and Yu-Liang Wu
11.4.4 15:15 - 15:30		eral Design of Stochastic Circuit and Its Synthesis 1467 Zhao and Weikang Qian
Session Title		Ultra-low Power Devices for Health and Rehabilitation
Session Code /	Room	11.5 / Meije
Date & Time		Thursday, 12 March 2015, 14:00 – 15:30
Chair		Georgios Karakonstantis, Queen's University, UK
Co-Chair		José M. Moya, Technical University of Madrid, ES
Co Chan		
11.5.1 14:00 - 14:30	Rehab	Pen and Ink: An Innovative System and Software Framework to Assist Writing ilitation do Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini
11.5.1	Rehabit Leonar An All- Crossin Amirho	ilitation
11.5.1 14:00 - 14:30 11.5.2	Rehabi Leonar An All- Crossin Amirho Mauriz A Puls	ilitation do Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini -Digital Spike-Based Ultra-Low-Power IR-UWB Dynamic Average Threshold 1479 ng Scheme for Muscle Force Wireless Transmission sssein, Masoud Shahshahani, Paolo Motto Ros, Alberto Bonanno, Marco Crepaldi,
11.5.1 14:00 - 14:30 11.5.2 14:30 - 15:00	Rehabi Leonar An All- Crossin Amirho Mauriz A Puls	ilitation Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Ilio Ilio Ilio Ilio Ilio Ilio Ilio Ili
11.5.1 14:00 - 14:30 11.5.2 14:30 - 15:00 11.5.3 15:00 - 15:30	Rehabi Leonar An All- Crossin Amirho Mauriz A Pulsa Shahza	ilitation Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Bonamic Average Threshold Ido Serae Guardati, Ido Guardati, Ido Masco Casamassima, Masco Casamassima, Masco Casamassima, Masco Casamassima, Ido Guardati, Ido Masco Casamassima, Ido Guardati, I
11.5.1 14:00 - 14:30 11.5.2 14:30 - 15:00 11.5.3 15:00 - 15:30 Session Title	Rehabi Leonar An All- Crossin Amirho Mauriz A Pulsa Shahza	ilitation Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini Ido Gu
11.5.1 14:00 - 14:30 11.5.2 14:30 - 15:00 11.5.3 15:00 - 15:30 Session Title Session Code /	Rehabi Leonar An All- Crossin Amirho Mauriz A Pulsa Shahza	ilitation do Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini -Digital Spike-Based Ultra-Low-Power IR-UWB Dynamic Average Threshold 1479 ng Scheme for Muscle Force Wireless Transmission assein, Masoud Shahshahani, Paolo Motto Ros, Alberto Bonanno, Marco Crepaldi, io Martina, Danilo Demarchi and Guido Masera ed-Index Technique for Single-Channel, Low-Power, Dynamic Signaling 1485 d Muzaffar, Jerald Yoo, Ayman Shabra and Ibrahim (Abe) M. Elfadel Video Architectures for Multimedia and Communications 11.6 / Bayard
11.5.1 14:00 - 14:30 11.5.2 14:30 - 15:00 11.5.3 15:00 - 15:30 Session Title Session Code / Date & Time	Rehabi Leonar An All- Crossin Amirho Mauriz A Pulsa Shahza	ilitation do Guardati, Filippo Casamassima, Elisabetta Farella and Luca Benini -Digital Spike-Based Ultra-Low-Power IR-UWB Dynamic Average Threshold 1479 ng Scheme for Muscle Force Wireless Transmission assein, Masoud Shahshahani, Paolo Motto Ros, Alberto Bonanno, Marco Crepaldi, io Martina, Danilo Demarchi and Guido Masera ed-Index Technique for Single-Channel, Low-Power, Dynamic Signaling 1485 ad Muzaffar, Jerald Yoo, Ayman Shabra and Ibrahim (Abe) M. Elfadel Video Architectures for Multimedia and Communications 11.6 / Bayard Thursday, 12 March 2015, 14:00 – 15:30

11.6.2	pproximate Associative Memristive Memory for Energy-Efficien	t GPUs 1497
14:30 - 15:00	bbas Rahimi, Amirali Ghofrani, Kwang-Ting Cheng, Luca Benini and	•
11.6.3 15:00 - 15:15	latform-Aware Dynamic Configuration Support for Efficient Tex eterogeneous System	
11.6.4	fi Sun Park, Omesh Tickoo, Vijaykrishnan Narayanan, Mary Jane Irw Deblocking Filter Hardware Architecture for the High Efficiency	·
15:15 - 15:30	tandard	video Coding 130)
	láudio Machado Diniz, Muhammad Shafìque, Felipe Vogel Dalcin, So örg Henkel	ergio Bampi and
Session Title	Exploiting Dark Silicon	
Session Code /	oom 11.7 / Les Bans	
Date & Time	Thursday, 12 March 2015, 14:00 – 15:30	
Chair	Olivier Heron, CEA LIST, FR	
Co-Chair	Domenik Helms, OFFIS, DE	
11.7.1 14:00 - 14:30	latEx: Efficient Transient and Peak Temperature Computation for hermal Models antiago Pagani, Jian-Jia Chen, Muhammad Shafique, and Jörg Henka	•
11.7.2 14:30 - 15:00	Distributed Reinforcement Learning for Power Limited Many-Core System 1521 Performance Optimization Zhuo Chen and Diana Marculescu	
11.7.3 15:00 - 15:15	An Energy-Efficient Virtual Channel Power-Gating Mechanism for On-Chip Networks Amirhossein Mirhosseini, Mohammad Sadrosadati, Ali Fakhrzadehgan, Mehdi Modarressi and Hamid Sarbazi-Azad	
11.7.4	M-DTM: Migration-based Dynamic Thermal Management for Heterogeneous Mobile 1533 Multi-core Processors	
15:15 - 15:30	Young Geun Kim, Minyong Kim, Jae Min Kim and Sung Woo Chu	
Session Title	Interactive Presentations	
Session Code	IP5	
Date & Time	Thursday, 12 March 2015, 15:30 – 16:00	
IP5-1	owards Systematic Design of 3D pNML Layouts 1539 obert Perricone, Yining Zhu, Katherine M. Sanders, X. Sharon Hu an	d Michael Niemier
IP5-2	ESTINY: A Tool for Modeling Emerging 3D NVM and eDRAM of att Poremba, Sparsh Mittal, Dong Li, Jeffrey S. Vetter and Yuan Xie	eaches 1543
IP5-3	Big-Data Streaming Applications Scheduling with Online Learning and Concept Drift Detection Karim Kanoun and Mihaela van der Schaar	
IP5-4	Design Flow and Run-Time Management for Compressed FPGA Configurations 1551 Christophe Huriaux, Antoine Courtay and Olivier Sentieys	
IP5-5	mpirical Modelling of FDSOI CMOS Inverter for Signal/Power I Vael Dghais and Jonathan Rodriguez	ntegrity Simulation 1555
IP5-6	n-Chip Measurement of Bandgap Reference Voltage Using a Sma CO Based Zoom-in ADC Isman Emir Erol, Sule Ozev, Chandra Suresh, Rubin Parekhji and Lai Italasubramanian	
IP5-7	ogical Equivalence Checking of Asynchronous Circuits Using Corrash Saifhashemi, Hsin-Ho Huang, Priyanka Bhalerao and Peter A. E	

IP5-8	•	appen-in-Parallel Analysis of ESL Models Using UPPAAL Model Checking 1567 in Chang and Rainer Dömer	
IP5-9		ng Synchronous Reactive Systems using Lazy Abstraction 1571 Madhukar, Mandayam Srivas, Björn Wachter, Daniel Kroening and Ravindra Metta	
IP5-10	Ranghai	SPINTASTIC: Spin-Based Stochastic Logic for Energy-Efficient Computing 1575 Rangharajan Venkatesan, Swagath Venkataramani, Xuanyao Fong, Kaushik Roy and Anand Raghunathan	
IP5-11	Voltage	Leakage Power Reduction for Deeply-Scaled FinFET Circuits Operating in Multiple Voltage Regimes Using Fine-Grained Gate-Length Biasing Technique Ji Li, Qing Xie, Yanzhi Wang, Shahin Nazarian and Massoud Pedram	
IP5-12	Prüfer-	SubHunter: A High-Performance and Scalable Sub-Circuit Recognition Method with Prüfer-Encoding Hong-Yan Su, Chih-Hao Hsu and Yih-Lang Li	
IP5-13	_	Verification for Adaptive Integrated Circuits 1587 umar, Bing Li, Yiren Shen, Ulf Schlichtmann and Jiang Hu	
IP5-14		st Approach for Process Variation Aware Mask Optimization 1591 ang, Wing-Kai Chow and Evangeline F.Y. Young	
IP5-15	Tracing	FastTree: A Hardware KD-Tree Construction Acceleration Engine for Real-Time Ray Tracing Xingyu Liu, Yangdong Deng, Yufei Ni and Zonghui Li	
IP5-16		Reverse Longstaff-Schwartz American Option Pricing on hybrid CPU/FPGA Systems Christian Brugger, Javier Alejandro Varela, Norbert Wehn, Songyin Tang and Ralf Korn	
IP5-17	Accurate Electrothermal Modeling of Thermoelectric Generators 1603 Mohammad Javad Dousti, Antonio Petraglia and Massoud Pedram		
IP5-18	Efficiency-Driven Design Time Optimization of a Hybrid Energy Storage System with Networked Charge Transfer Interconnnect Qing Xie, Younghyun Kim, Donkyu Baek, Yanzhi Wang, Massoud Pedram and Naehyuck Chang		
Session Title		SPECIAL DAY Hot Topic: Technology and Design Platforms for Diagnostics	
Session Code /	Room	12.1 / Salle Oisans	
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30	
Chair		Chris Van Hoof, IMEC, BE	
Co-Chair	Co-Chair Minkyu Je, Daegu Gyeongbuk Institute of Science and Technology (DG). KR		
12.1.1 16:00 - 16:30		xible Integrated Circuits for imperceptible Bio-Sensors N/A i Sekitani	
12.1.2 16:30 - 17:00	Nanoele Liesbet	ectronics for disruptive diagnostic platforms N/A Lagae	
12.1.3 17:00 - 17:30		a-Low Power Dual-mode ECG Monitor for Healthcare and Wellness 1611 Bortolotti, Mauro Mangia, Andrea Bartolini, Riccardo Rovatti, Gianluca Setti and nini	

Session Title		Solver Advances and Emerging Applications	
Session Code /	Room	12.2 / Belle Etoile	
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30	
Chair		Julien Schmaltz, Eindhoven University of Technology, NL	
Co-Chair		Gianpiero Cabodi, Politecnico di Torino, IT	
12.2.1 16:00 - 16:30	_	g DQBF Through Quantifier Elimination 1617 Gitina, Ralf Wimmer, Sven Reimer, Matthias Sauer, Christoph Scholl and Bernd	
12.2.2 16:30 - 17:00	Geome	·	
12.2.3 17:00 - 17:15	A Univ	n Sun, Priyank Kalla, Tim Pruss and Florian Enescu rersal Macro Block Mapping Scheme for Arithmetic Circuits 1629 Yei, Yi Diao, Tak-Kei Lam and Yu-Liang Wu	
12.2.4 17:15 - 17:30	Toward for Sate	ds An Accurate Reliability, Availability and Maintainability Analysis Approach 163 ellite Systems Based on Probabilistic Model Checking Anuarul Hoque, Otmane Ait Mohamed and Yvon Savaria	
Session Title		Patterning, Pairing, Placement and Packing	
Session Code /	Room	12.3 / Stendhal	
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30	
Chair		Dirk Stroobandt, Ghent University, BE	
Co-Chair		Patrick Groeneveld, Synopsys, US	
12.3.1 16:00 - 16:30		ective Triple Patterning Aware Grid-Based Detailed Routing Approach 1641 g Liu, Chuangwen Liu and Evangeline F. Y. Young	
12.3.2 16:30 - 17:00	Ang Lu	aneous Transistor Pairing and Placement for CMOS Standard Cells 1647 I, Hsueh-Ju Lu, En-Jang Jang, Yu-Po Lin, Chun-Hsiang Hung, Chun-Chih Chuang Ing-Bin Lin	
12.3.3 17:00 - 17:15		Noise-Aware 3-D Placer 1653 n Lee, Chun Chen, JiaXing Song and Kuan-Te Pan	
12.3.4 Identifying Redundant Inter-Cell Margins and Its Application to Reducing Routing 1659 17:15 - 17:30 Congestion Woohyun Chung, Seongbo Shim and Youngsoo Shin			
Session Title		High-Level Specifications and Models	
Session Code /	Room	12.4 / Chartreuse	
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30	
Chair		Marc Geilen, TU Eindhoven, NL	
Co-Chair		Laurence Pierre, TIMA Lab, FR	
12.4.1 16:00 - 16:30		for Deterministic Execution of Real-Time Multiprocessor Applications 1665 Poplavko, Dario Socci, Paraskevas Bourgos, Saddek Bensalem and Marius Bozga	

12.4.2 16:30 - 17:00	Pre-Simulation Symbolic Analysis of Synchronization Issues between Discrete Event 1671 and Timed Data Flow Models of Computation Liliana Andrade, Torsten Maehne, Alain Vachoux, Cédric Ben Aoun, François Pêcheux and Marie-Minerve Louërat			
12.4.3 17:00 - 17		Formal Consistency Checking over Specifications in Natural Languages 1677 Rongjie Yan, Chih-Hong Cheng and Yesheng Chai		
Session Title		New Perspectives in Next-Generation Medical Systems		
Session Code / Room		12.5 / Meije		
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30		
Chair		Martin Rajman, École Polytechnique Fédérale de Lausanne (EPFL), CH		
Co-Chair		Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL), CH		
12.5.1 16:00 - 16:30		ackling the Bottleneck of Delay Tables in 3D Ultrasound Imaging 1683 Ibrahim, P. Hager, A. Bartolini, F. Angiolini, M. Arditi, L. Benini and G. De Micheli		
12.5.2 16:30 - 17:00	Benjan Marjan	ntegrated CMOS Receiver for Wearable Coil Arrays in MRI Applications 1689 Senjamin Sporrer, Luca Bettini, Christian Vogt, Andreas Mehmann, Jonas Reber, Josip Marjanovic, David O. Brunner, Thomas Burger, Klaas P. Pruessmann, Gerhard Tröster and Qiuting Huang		
12.5.3 17:00 - 17:30	Tactile Prosthetics in WiseSkin 1695 J. Farserotu, J-D. Decotignie, J. Baborowski, P-N Volpe, C.R. Quirós, V. Kopta, C. Enz, S. Lacour, H. Michaud, R. Martuzzi, V. Koch, H. Huang, T. Li and C. Antfolk			
Session Title		Medical Design Automation: Is All That Simulation and Model Reduction Getting Into Your "Head"?		
Session Code / Room		12.6 / Bayard		
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30		
Chair		Luca Daniel, MIT, US		
Co-Chair		Luis Miguel Silveira, INESC-ID, PT		
12.6.1 16:00 - 16:30	The Old, the New, and the Recycled – EDA Algorithms in Connectomic N/A Lou Scheffer			
12.6.2 16:30 - 17:00	Computational Modeling and Simulation of Synchronized Firing Behaviors of the $$ N/A Brain $$ Peng Li			
12.6.3 17:00 - 17:30	Electromagnetic Power Deposition Analysis Tool for High Resolution Magnetic N/A Resonance Imaging Brain Scans Jorge F. Villena, Athanasios G. Polimeridis, Lawrence L. Wald, Elfar Adalsteinsson, Jakob K. White and Luca Daniel			

Session Title		Brain Health and Mental Disorders: new challenges for electronic engineers	
Session Code / Room		12.7 / Les Bans	
Date & Time		Thursday, 12 March 2015, 16:00 – 17:30	
Chair		Pablo Laguna, CIBER-BBN, ES	
Co-Chair		Josep Maria Haro, Parc Sanitari Sant Joan de Deu, ES	
12.7.1 16:00 - 16:15	Towar Jordi A	ards a quantitative measurement of mental disorders N/A Aguiló	
12.7.2 16:15 - 16:40	-	oving the monitoring and the understanding of mental disorders N/A unni de Girolamo and Josep Maria Haro	
12.7.3 16:40 - 17:05	psycho	Vorld Analysis of non-invasive cardiovascular signals for the monitoring of N/A sychophysiological states Sichele Orini and Pablo Laguna	
12.7.4 17:05 - 17:30		Healthcare in an Integrated Digital World N/A Arben Merkoçi	

Additional Papers

The Next Generation of Virtual Prototyping: Ultra-fast yet Accurate Simulation of HW/SW Systems

Oliver Bringmann, Wolfgang Ecker, Andreas Gerstlauer, Ajay Goyal, D. Mueller-Gritschneder, P.

Sasidharan, S. Singh

Multi/Many-Core Programming: Where are we Standing? 1708

J. Castrillon, W. Sheng, R. Jessenberger, L. Thiele, L. Schorr, B. Juurlink, M. Alvarez-Mesa, A. Pohl, V. Reyes, R. Leupers

Memristor Based Computation-in-Memory Architecture for Data-Intensive Applications 1718 S. Hamdioui, L. Xie, h. Anh Du Nguyen, M. Taouil, K. Bertels, H. Corporaal, h. Jiao, F. Catthoor, D. Wouters, L. Eike, J. Van Lunteren

Panel: The Future of Electronics, Semiconductors, and Design In Europe 1726

M. Cassale-Rossi, G. De Micheli, J. Baherli, A. Domic, H. Symanzik, B. Sensortec, H. Yassaie