

2015 16th International Symposium on Quality Electronic Design

(ISQED 2015)

**Santa Clara, California, USA
2-4 March 2015**



**IEEE Catalog Number: CFP15250-POD
ISBN: 978-1-4799-7582-2**

TABLE OF CONTENTS

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN

Welcome to ISQED 2015	iii
Best Paper Candidates, Awards	iv
ISQED Fellows: Mely Chen Chi, Syed M. Alam	vi
ISQED 2015 Committees	viii
General Information	xiv
Sessions at a Glance	xvii
Sponsors	xviii
ASQED 2015 Call for Papers	xx

SESSION 1A: Robust Memory Design

Chair: Kurt Schwartz, Texas Instruments

Co-Chair: Charles Augustine, Intel

Stack Based Sense Amplifier Designs for Reducing Input-Referred Offset	1
James Boley and Benton Calhoun	University of Virginia
Designing Low-V_{TH} STT-RAM for Write Energy Reduction in Scaled Technologies	5
Farah Yahya ¹ , Mohammad Mansour ² , James Tschanz ³ , Muhammad Khellah ³	
..... ¹ University of Virginia, Charlottesville, ² American University of Beirut, ³ Intel Corp.	
High Performance and High Yield 5 nm Underlapped FinFET SRAM Design Using P type Access Transistors	10
Roohollah Yarmand ¹ , Behzad Ebrahimi ¹ , Hassan Afzali-Kusha ² , Ali Afzali-Kusha ¹ , Massoud Pedram ²	
..... ¹ University of Tehran, ² University of Southern California	
An Energy-Efficient On-Chip Memory Structure for Variability-Aware Near-Threshold Operation	23
Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera	Kyoto University

SESSION 1B: Advances in Physical Design & Optimization

Chair: Srinikrishnamoorthy, AMD

Co-Chair: Vamsi Srikantam, Applied Micro

Thermal Sensor Allocation for SoCs Based on Temperature Gradients	29
Jun Yong Shin, Fadi Kurdahi, Nikil Dutt	University of California Irvine
Clock Skew Optimization for Maximizing Time Margin by Utilizing Flexible Flip-Flop Timing	35
Hyungjung Seo, Jeongwoo Heo, Taewhan Kim	Seoul National University
Large-scale Multi-corner Leakage Optimization under the Sign-off Timing Environment	40
George Gonzalez, Murari Mani, Mahesh Sharma	AMD
Fast Obstacle-Avoiding Octilinear Steiner Minimal Tree Construction Algorithm for VLSI Design	46
Xing Huang, Wenzhong Guo, Guolong Chen	Fuzhou university
A Router for Via Configurable Structured ASIC with Standard Cells and Relocatable IPs	51
Chiung-Chih Ho, Hsin-Pei Tsai, Liang-Chi Lai, Rung-Bin Lin	Yuan Ze University

SESSION 1C: Manufacturing, Modeling, and Design Issues in Nanoscale CMOS

Chair: Rajan Beera, Pall Corporation

Co-Chair: Vivek Joshi, GLOBALFOUNDRIES

Circuit Design Perspectives for Ge FinFET at 10nm and Beyond	57
S. Sinha ¹ , L. Shifren ¹ , V. Chandra ¹ , B. Cline ¹ , G. Yeric ¹ , R. Aitken ¹ , B. Cheng ² , A. R. Brown ² , C. Riddet ² , C. Alexander ² , C. Millar ³ , A. Asenov ² ¹ ARM Inc., ² Gold Standard Simulations Ltd.	
Electrical Characteristic and Power Consumption Fluctuations of Trapezoidal Bulk FinFET Devices and Circuits Induced by Random Line Edge Roughness	61
Chieh-Yang Chen, Wen-Tsung Huang, Yiming Li National Chiao Tung University	
Study of the Impact of Aging on Many-core Energy-Efficient DSP Systems	65
Meeta Srivastav and Leyla Nazhandali Virginia Tech	
GIYFF: A Framework for Global Yield and Floorplan Aware Design Optimization	70
Shuo Wang, Yue Gao, Melvin Breuer University of Southern California	
Method for Efficient Flash Bit Cell Current Compression in Deeply Erased Bits	77
Jon Nafziger and Dan Burggraf Texas Instruments	

SESSION 2A: Voltage Regulators and Analog Design

Chair: Aswin Mehta, Texas Instruments

Co-Chair: Charles Augustine, Intel

A Simplified Single-Inductor Dual-Output DC-DC Buck Converter Architecture with a Fully Digital Sigma-Delta Based Controller	82
Nijad Anabtawi ¹ and Rony Ferzli ² ¹ Intel Corporation, ² Arizona State University	
A CMOS Hysteretic DC-DC Buck Converter with a Low Output Ripple Voltage	86
Tae Jin Chung and Kwang Yoon Inha University	
A 4-14 Gbps Inductorless Adaptive Linear Equalizer in 65nm CMOS Technology	90
Govardhana Rao Talluri, K K Rakesh, Maryam Shojaei Baghini IIT Bombay	
A Digitally-Controlled Power-Aware Low-Dropout Regulator to Reduce Standby Current Drain in Ultra-Low-Power MCU	98
Kaushik Mazumdar ¹ , Steven Bartling ² , Sudhanshu Khanna ² , Mircea Stan ¹ ¹ University of Virginia, ² Texas Instruments	
A Radiation-Hardened-By-Design Phase-Locked Loop using Feedback Voltage Controlled Oscillator	103
Seok Min Jung and Janet Roveda University of Arizona	
Design of a Sigma-Delta Modulator in Standard CMOS Process for Wide-Temperature Applications	107
Yucai Wang and Vamsy Chodavarapu McGill University	

SESSION 2B: Architectural Analysis and Algorithms

Chair: Vivek Nandakumar, Synopsys, Inc.

Co-Chair: Hai (Helen) Li, University of Pittsburgh

Architectural Reliability Estimation using Design Diversity	112
Zheng Wang ¹ , Liu Yang ¹ , Anupam Chattopadhyay ² ¹ RWTH-Aachen University, ² Nanyang Technological University	
Tabu Search Based Multiple Voltage Scheduling under both Timing and Resource Constraints	118
Jianmo Ni, Nan Wang, Takeshi Yoshimura Waseda University	
Cache-Aware SPM Allocation Algorithms for Hybrid SPM-Cache Architectures	123
Lan Wu and Wei Zhang Virginia Commonwealth University	

Task Partitioning Optimization Algorithm for Energy Saving and Load Balance on NoC-based MPSoCs	130
Marco Stefani, Thais Webber, Ramon Fernandes, Rodrigo Cataldo, Letícia Poehls, César Marcon	PUCRS
Improved Pipeline Data Flow for DySER-based Platform	135
Zijian Hou ¹ , Xin Chen ¹ , Weifeng He ²	¹ Tongji University, ² Shanghai Jiao Tong University
Rapid Heterogeneous Prototyping from Simulink	141
Shen Feng, Chris Driscoll, Jerediah Fevold, Hao Jiang, Gunar Schirner	Northeastern University

SESSION 2C: BIST and Scan Testing

Chair: Miroslav Velev, Aries Design Automation

Co-Chair: Jon Nafziger, Texas Instruments

LBIST Pattern Reduction by Learning ATPG Test Cube Properties	147
Gustavo Contreras ¹ , Yang Zhao ¹ , Nisar Ahmed ² , LeRoy Winember ² , Mark Tehranipoor ¹	¹ University of Connecticut, ² Freescale Semiconductor Inc.
Preemptive Built-In Self-Test for In-Field Structural Testing	154
Panagiotis Sismanoglou, Vlas Pitsios, Dimitris Nikolos	University of Patras
A Scan Shifting Method based on Clock Gating of Multiple Groups for Low Power Scan Testing	162
Sungyoul Seo ¹ , Yong Lee ¹ , JooHwan Lee ² , Sungho Kang ¹	¹ Yonsei University, ² Samsung Electronics
Designing Effective Scan Compression Solutions for Industrial Circuits	167
Subramanian Chebiyam, Anshuman Chandra, Rohit Kapur	Synopsys Inc
Low Power Scan Bypass Technique with Test Data Reduction	173
Hyunyu Lim, Wooheon Kang, Sungyoul Seo, Yong Lee, Sungho Kang	Yonsei University
Incremental ATPG Methods for Multiple Faults under Multiple Fault Models	177
Masahiro Fujita ¹ , Alan Mishchenko ² , Naoki Taguchi ¹ , Kentaro Iwata ¹	¹ University of Tokyo, ² University of California, Berkeley

SESSION 3A: Low Power Circuit Design

Chair: Rangharajan Venkatesan, Texas Instruments

Co-Chair: Charles Augustine, Intel

Energy Reduction by Built-in Body Biasing with Single Supply Voltage Operation	181
Norihiro Kamae, A.K.M. Mahfuzul Islam, Akira Tsuchiya, Tohru Ishihara, Hidetoshi Onodera	Kyoto University
Design of an Incoherent IR-UWB Receiver Front-End in 180-nm CMOS Technology	186
Jihai Duan, Qiangyu Hao, Yu Zheng, Baolin Wei, Weilin Xu, Shichao Xu	Guilin University of Electronic Technology
Analysis and Optimization of Flip-Flops under Process and Runtime Variations	191
Mohammad Saber Golanbari ¹ , Saman Kiamehr ¹ , Mehdi B. Tahoori ¹ , Sani Nassif ²	¹ Karlsruhe Institute of Technology, ² Radyalis LLC
Energy Efficient Design of DVB-T2 Constellation Demapper	197
Nourhan Bahgat, DiaoEldin Khalil, Salwa El-Ramly	ECEAin Shams University
Advanced Encryption System with Dynamic Pipeline Reconfiguration for Minimum Energy Operation	201
Srivatsan Chellappa, Chandarasekaran Ramamurthy, Vinay Vashishtha, Lawrence Clark	Arizona State University

SESSION 3B: Energy and Power Management for IoT

Chair: Hai (Helen) Li, University of Pittsburgh

Co-Chair: Lei Wang, University of Connecticut

Temperature Aware Refresh for DRAM Performance Improvement in 3D ICs	207
Menglong Guan and Lei Wang	University of Connecticut

Adaptive Tracking Channel Control for GNSS Receivers under Renewable Energy	212
Wenjie Huang and Lei Wang University of Connecticut	
Novel SAT-based Invariant-Directed Low-Power Synthesis	217
Mahmoud Elbayoumi ¹ , Michael Hsiao ¹ , Mustafa Elnainy ² ¹ Virginia Tech, ² Alexandria University	
Application and OS Unconscious Power Manager for SoC Systems	223
Hend Affes, Amal Chaker, Michel Auguin University Nice Sophia Antipolis	
Orchestrated Application Quality and Energy Storage Management in Solar-Powered Embedded Systems	227
Nga Dang, Hossein Tajik, Nikil Dutt, Nalini Venkatasubramanian, Eli Bozorgzadeh University of California, Irvine	

SESSION 3C: Low-power and Robust Design Techniques

Chair: Syed Alam, Everspin

Co-Chair: Saibal Mukhopadhyay, Georgia Institute of Technology

Optimal Choice of FinFET Devices for Energy Minimization in Deeply Scaled Technologies	234
Mohammad Saeed Abrishami, Alireza Shafaei, Yanzhi Wang, Massoud Pedram University of Southern California	
Ultra-Fast Variability-Aware Optimization of Mixed-Signal Designs using Bootstrapped Kriging	239
Saraju Mohanty, Elias Kougianos, Venkata Yanambaka University of North Texas	
Novel Technique for P-hit Single-Event Transient Mitigation using Enhance Dummy Transistor	243
Wang TianQi, Xiao LiYi, Huo MingXue, Qi ChunHua, Liu ShanShan Harbin Institute of Technology	
Signal Domain Based Reachability Analysis in RTL Circuits	250
Sharad Bagri, Kelson Gent, Michael Hsiao Virginia Tech	
Equivalence Checking of Scheduling in High-Level Synthesis	257
Tun Li, Jian Hu, Yang Guo, Sikun Li, Qingping Tan National University of Defense Technology	

POSTER SESSION

Chair: Peter Wright, Synopsys

Co-Chair: Saibal Mukhopadhyay, Georgia Institute of Technology

Design and Analysis of Low Pass Microstrip Filters using MATLAB	263
Luv Tomar ¹ , Saurabh Gupta ² , Raghuvir Tomar ³ , Prakash Bhartia ⁴ ¹ Carleton University, .. ² Neutrino IT Technologies, ³ The LNM Institute of Information Technology, ⁴ NATEL Engineering Co., Inc.	
Employing Dynamic Body-Bias for Short Circuit Power Reduction in SRAMs	267
Yakup Murat Mert ¹ and Osman Seckin Simsek ² ¹ TUBİTAK İLTAREN, ² METU	
Accurate Standard Cell Characterization and Statistical Timing Analysis using Multivariate Adaptive Regression Splines	272
Taizhi Liu, Chang-Chih Chen, Linda Milor Georgia Institute of Technology	
Design Optimization of Sense Amplifiers using Deeply-scaled FinFET Devices	280
Alireza Shafaei ¹ , Yanzhi Wang ¹ , Antonio Petraglia ² , Massoud Pedram ¹ ¹ University of Southern California, ² Federal University of Rio de Janeiro	
A Fault Prediction Module for a Fault Tolerant NoC Operation	284
Jarbas Silveira ¹ , Mathieu Bodin ² , João Marcelo Ferreira ¹ , Alan Cadore Pinheiro ¹ , Thais Webber ³ , César Marcon ⁴ ¹ LESC-DETI, ² Polytechnique Nice-Sophia, ³ PPGEE/PUCRS, ⁴ PPGCC/PUCRS	
User Power-Delay Budget Driven PSO Based Design Space Exploration of Optimal k-cycle Transient Fault Secured Datapath during High Level Synthesis	289
Anirban Sengupta and Saumya Bhadauria Indian Institute of Technology, Indore	
A Distinctive $O(mn)$ Time Algorithm for Optimal Buffer Insertions	293
Xinsheng Wang ¹ , Wenpan Liu ¹ , Mingyan Yu ² ¹ Harbin Institute of Technology, ² Zhejiang University	
Design and Analysis of Novel SRAM PUFs with Embedded Latch for Robustness	298
Jae-Won Jang and Swaroop Ghosh University of South Florida	

Fast Synthesis of Low Power Clock Trees Based on Register Clustering	303
Chao Deng, Yici Cai, Qiang Zhou Tsinghua University	
Irregularly Shaped Voltage Islands Generation with Hazard and Heal Strategy	310
Zhen Meng, Song Chen, Lu Huang USTC	
Impact of Geometry Parameter on Electromigration Reliability in FCBGA Package	316
Lihua Liang ¹ , Yuanxiang Zhang ² , Richard Rao ³	
..... ¹ Zhejiang University of Technology, ² Quzhou University, ³ Vitesse Semiconductor Corporation	
Enhancing System-Wide Power Integrity in 3D ICs with Power Gating	322
Hailang Wang and Emre Salman Stony Brook University	
Temperature-aware Thread Assignment of Many-core Processor	332
SheXiao Xuan ¹ and Y. Yang ² ¹ Fudan University, ² GPIX Inc	
Separation of Concerns for Hardware Components of Embedded Systems in BIP	337
Maya Safieddine ¹ , Rouwaida Kanj ¹ , Fadi Zaraket ¹ , Ali Elzein ² , Mohamad Jaber ¹	
..... ¹ American University of Beirut, ² IBM Corp.	
Unreachable Code Identification For Improved Line Coverage	345
Luke Pierce and Spyros Tragoudas Southern Illinois University	

SESSION 4A: Challenges in SOC Design

Chair: Steve Heinrich-Barna, Texas Instruments

Co-Chair: Charles Augustine, Intel

Fail-Safe I/O to Control RESET# Pin of DDR3 SDRAM and Achieve Ultra-Low System Power	357
Rajat Chauhan, Prajka Vyavahare, Siva Kothamasu Texas Instruments	
On-Line Reliability-Aware Dynamic Power Management for Real-Time Systems	361
Ming Fan ¹ , Qiushi Han ² , Shuo Liu ² , Gang Quan ²	
..... ¹ Broadcom Corporation, ² Florida International University	
Design and Performance Parameters of an Ultra-Low Voltage, Single Supply 32bit Processor Implemented in 28nm FDSOI Technology	366
Sylvain Clerc ¹ , Fady Abouzeid ¹ , Darayus Adil Patel ¹ , Jean-Marc Daveau ¹ , Cyril Bottoni ¹ , Lorenzo Ciampolini ¹ , Fabien Giner ¹ , David Meyer ¹ , Robin Wilson ¹ , Philippe Roche ¹ , Sylvie Naudet ¹ , Arnaud Virazel ² , Alberto Bosio ² , Patrick Girard ²	
..... ¹ STMicroelectronics, ² LIRMM	
Efficient Static D-Latch Standard Cell Characterization using a Novel Setup Time Model	371
Arvind Sharma ¹ , Yogendra Sharma ² , Sudeb Dasgupta ¹ , Bulusu Anand ¹	
..... ¹ IIT Roorkee, ² Synopsis India Pvt. Ltd.	
TDTB Error Detecting Latches: Timing Violation Sensitivity Analysis and Optimization	379
Matheus Moreira ¹ , Dylan Hand ² , Peter Beereel ² , Ney Calazans ¹	
..... ¹ PUCRS, ² University of Southern California	

SESSION 4B: Network and Multiprocessing Systems

Chair: Houman Houmayoun, George Mason University

Co-Chair: Lei Wang, University of Connecticut

Adaptive Mode Assignment in Performance-critical Cyber-physical Systems	384
Zhaohui Yuan, Rong Zhu, Yiqin Cao, Guifen Jiang East China Jiaotong University	
Trading-Off System Load and Communication in Mapping Heuristics for Improving NoC-based MPSoCs Reliability	392
Marcelo Mandelli ¹ , Luciano Ost ² , Gilles Sassatelli ³ , Fernando Moraes ¹	
..... ¹ PUCRS, ² University of Leicester, ³ LIRMM	

A 2-Layer Laser Multiplexed Photonic Network-on-Chip	397
Dharanidhar Dang, Biplab Patra, Rabi N. Mahapatra Texas A&M University	
Exploring Shared Memory and Cache to Improve GPU Performance and Energy Efficiency	402
Hao Wen and Wei Zhang Virginia Commonwealth University	
Enhancing Performance of Wireless NoCs with Distributed MAC Protocols	406
Karthi Duraisamy, Ryan Kim, Partha Pande Washington State University	

SESSION 4C: Verification and Delay Measurement

Chair: Vinod Viswanath, Real Intent

Co-Chair: Sreejit Chakravarty, Intel Corporation

Exploiting Abstraction, Learning from Random Simulation, and SVM Classification for Efficient Dynamic Prediction of Software Health Problems	412
Miroslav N. Velev ¹ , Chaoqiang Zhang ¹ , Ping Gao ¹ , Alex D. Groce ²	
..... ¹ Aries Design Automation, ² Oregon State University	
Optimum Domain Partitioning to Increase Functional Verification Coverage	419
Jomu George Mani Paret and Otmane Ait Mohamed Concordia University	
Crosstalk-Aware Signal Probability-Based Dynamic Statistical Timing Analysis	424
Yao Chen ¹ , Andrew Kahng ² , Bao Liu ¹ , Wenjun Wang ¹	
..... ¹ University of Texas at San Antonio, ² University of California, San Diego	
A Low Area Calibration Technique of TDC using Variable Clock Generator for Accurate On-Line Delay Measurement	430
Kentaro Kato ¹ and Kazuteru Namba ² ¹ National Inst of Technology, Tsuruoka College, ² Chiba University	
Near Optimal Repair Rate Built-in Redundancy Analysis with Very Small Hardware Overhead	435
Woosung Lee, Keewon Cho, Jooyoung Kim, Sungho Kang Yonsei University	

SESSION 5A: Hardware and System Security

Chair: Xuehui Zhang, Oracle

Co-Chair: Bao Liu, University of Texas at San Antonio

A Survey on Memristor Modeling and Security Applications	440
M. T. Arafin ¹ , C Dunbar ¹ , G. Qu ¹ , N. McDonald ² , L. Yan ²	
..... ¹ University of Maryland, ² Air Force Research Laboratory	
Digital PUF using Intentional Faults	448
Teng Xu and Miodrag Potkonjak UCLA	
Side Channel Attacks in Embedded Systems: A Tale of Hostilities and Deterrence	452
Jude Angelo Ambrose ¹ , Roshan G. Ragel ² , Darshana Jayasinghe ¹ , Tuo Li ¹ , Sri Parameswaran ¹	
..... ¹ The University of New South Wales, ² University of Peradeniya	
Fault-Tolerant Methods for a New Lightweight Cipher Code SIMON	460
Jaya Dofe ¹ , Connor Reed ² , Ning Zhang ³ , Qiaoyan Yu ¹	
..... ¹ University of New Hampshire, ² Nashua North High School, ³ Xidian University	
Novel Self-Calibrating Recycling Sensor using Schmitt-Trigger and Voltage Boosting for Fine-Grained Detection	465
Cheng Wei Lin and Swaroop Ghosh University of South Florida	
The Low Power Design of SM4 Cipher with Resistance to Differential Power Analysis	470
Yanbo Niu and Anping Jiang Beijing Microelectronic Technology Institute	

SESSION 5B: Systems Implementation and Optimization

Chair: Rajesh R. Berigei, Texas Instruments, Inc.

Co-Chair: Vivek Nandakumar, Synopsys, Inc

Comparative Evaluation of FPGA and ASIC Implementations of Bufferless and Buffered Routing Algorithms for On-Chip Networks	475
Yu Cai, Ken Mai, Onur Mutlu Carnegie Mellon University	

Hardened Design Based on Advanced Orthogonal Latin Code against Two Adjacent Multiple Bit Upsets (MBUs) in Memories	485
Liyi Xiao, Jiaqiang Li, Jie Li, Jing Guo Harbin Institute of Technology	
Scratch-Pad Memory Banking by Dynamic Programming for Embedded Data-Intensive Applications	490
Florin Balasa ¹ , Noha Abuaesh ¹ , Ilie I. Luican ² , Hongwei Zhu ³	
..... ¹ American University in Cairo, ² Microsoft, ³ ARM	
A Hypervisor Approach with Real-time Support to the MIPS M5150 Processor	495
Samir Zampiva, Carlos Moratelli, Fabiano Hessel PUCRS	
RT-MIL-STD-1553+: Remote Terminal Controller for MIL-STD-1553B at 100-Mb/s Data Rate	502
Prateek Pendyala ¹ and Vijaya Sankara Rao Pasupureddi ² ¹ IIT Hyderabad, ² IIT Ropar	
Low Power Scheduling in High-level Synthesis using Dual-V_{th} Library	507
Samaneh Ghandali, Bijan Alizadeh, Zainalabedin Navabi University of Tehran	

SESSION 5C: Packaging and 3D Integration

Chair: Farhang Yazdani, BroadPak

Co-Chair: Paul Franzon, NCSU

A Novel Approach to IC, Package, and Board Co-Optimization	512
Gary Brist ¹ and John Park ² ¹ Intel, ² Mentor Graphics	
An Effective Model for Evaluating Vertical Propagation Delay in TSV-based 3-D ICs	519
Masayuki Watanabe, Nanako Niioka, Rosely Karel, Tetsuya Kobayashi, Masa-aki Fukase, Masashi Imai, Atsushi Kurokawa..... Hiroaki University	
Automatic Die Placement and Flexible I/O Assignment in 2.5D IC Design	524
Daniel Seemuth, Azadeh Davoodi, Katherine Morrow University of Wisconsin - Madison	
Resource Allocation Methodology for Through Silicon Vias and Sleep Transistors in 3D ICs	528
Hailang Wang and Emre Salman Stony Brook University	
Recovery of Faulty TSVs in 3D ICs	533
S. Kumar Roy, K. Roy, C. Giri, H. Rahaman.....Indian Institute of Engineering Science and Technology	
Novel Adaptive Power Gating Strategy of TSV-based Multi-layer 3D IC	537
Seungwon Kim, Seokhyeong Kang, Ki Jin Han, Youngmin Kim.....	
..... Ulsan National Institute of Science and Technology	

SESSION 6A: Sensor Technology

Chair: James Lei, Ominvision

Co-Chair: Xiaoning Qi, Intel

A Low-Power Field-Programmable Analog Array for Wireless Sensing	542
Brandon Rumberg and David Graham West Virginia University	
On Improving the Range of Inductive Proximity Sensors for Avionic Applications	547
Paul Leons ¹ , Aryan Yaghoubian ¹ , Glenn Cowan ¹ , Jelena Trajkovic ¹ , Yvon Nazon ² , Samar Abdi ¹	
..... ¹ Concordia University, ² Thales Avionics	
A New Single Inductor Bipolar Multiple Output (SIBMO) Boost Converter using Pulse Frequency Modulation (PFM) Control for OLED Drivers and Optical Transducers	552
Chun-Kai Chang ¹ , Chung-Hsin Su ² , Yung-Hua Kao ¹ , Ming-Hung Yu ¹ , Thilo Sauter ³ Paul Chao ¹	
..... ¹ National Chiao Tung University, ² Sitronix Technology Corporation, ³ Danube University Krems	
RFID Indoor Localization Based on Doppler Effect	556
Deivid Antunes Tesch, Everton Luis Berz, Fabiano Passuelo Hessel PUCRS	
A Novel Physical Failure Analysis of MEMS Motion Sensor for Interface Inspection	561
Chunan Huang ¹ , Li Chuang ¹ , Kim Hsu ¹ , Steel Chung ² , Tim Chan ²	
..... ¹ Integrated Service Technology, ² Richtek Technology	

SESSION 6B: EDA for Design Exploration & Analysis Beyond Moore's Law

Chair: Ofelya Manukyan, Synopsys

Co-Chair: Abishai Daniel, Intel Corp.

Exploring Memory Controller Configurations for Many-Core Systems with 3D Stacked DRAMs	565
Fen Ge ¹ , Jia Zhan ² , Yuan Xie ² , Vijaykrishnan Narayanan ³	
..... ¹ Nanjing University of Aeronautics and Astronautics, ² University of California at Santa Barbara, ³ The Pennsylvania State University	
Virtual Logic Netlist: Enabling Efficient RTL Analysis	571
Spandana Rachamalla, Arun Joseph, Rahul Rao Diwesh Pandey	
IBM Corp.	
A Logic Difference Generator with Spare Cells Consideration for ECO Synthesis	577
Jui-Hung Hung ¹ , Yu-Cheng Lin ² , Wei-Kai Cheng ¹ , Tsai-Ming Hsieh ¹	
..... ¹ Chung Yuan University, ² Kainan University	
Cells Reconfiguration around Defects in CMOS/Nanofabric Circuits using Simulated Evolution Heuristic	581
Abdallah M. Arafeh ¹ and Sadiq M. Sait ²	
..... ¹ University of British Columbia, ² King Fahd University of Petroleum & Minerals	
Layout-aware Analog Synthesis Environment with Yield Consideration	589
Hsin-Ju Chang, Yen-Lung Chen, Conan Yeh, Chien-Nan Liu	
National Central University	

SESSION 6C: Emerging Solid-State Device and Interconnect Technologies

Chair: Paul Tong, Pericom Semiconductor

Co-Chair: Yiran Chen, University of Pittsburg

A Comparative Analysis of Symmetric and Asymmetric Dual-k Spacer FinFETs from Device and Circuit Perspectives	594
Pankaj Pal, Brajesh Kaushik, Bulusu Anand, Sudeb Dasgupta	
IIT Roorkee	
Technology/Circuit Co-optimization and Benchmarking for Graphene Interconnects at Sub-10nm Technology Node	599
Chenyun Pan ¹ , Praveen Raghavan ² , Francky Catthoor ² , Zsolt Tokei ² , Azad Naeemi ¹	
..... ¹ Georgia Institute of Technology, ² IMEC	
Domain Wall Motion-based Low Power Hybrid Spin-CMOS 5-bit Flash Analog Data Converter	604
Karthik Yogendra, Mei-Chin Chen, Xuanyao Fong, Kaushik Roy	
Purdue University	
6-T SRAM Performance Assessment with Stacked Silicon Nanowire MOSFETs	610
Ya-Chi Huang ¹ , Meng-Hsueh Chiang ² , Wei-Chou Hsu ² , Shiou-Ying Cheng ¹	
..... ¹ National Ilan University, ² National Cheng Kung University	
Partially Depleted Silicon-on-Ferroelectric Insulator Field Effect Transistor (PD-SOFFET)	615
Azzedin Es-Sakhi and Masud Chowdhury	
University of Missouri - Kansas City	