

# **2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era**

**(DTIS 2015)**

**Napoli, Italy  
21 – 23 April 2015**



**IEEE Catalog Number: CFP1593A-POD  
ISBN: 978-1-4799-2000-6**

# TABLE OF CONTENTS

<b>ELECTRONICS AND COMPUTING IN NANO-ERA: THE GOOD, THE BAD AND THE CHALLENGING</b> .....	1
<i>S. Hamdioui</i>	
<b>A TSV TO TSV, A TSV TO METAL INTERCONNECTS, AND A TSV TO ACTIVE DEVICE COUPLING CAPACITANCE: ANALYSIS AND RECOMMENDATIONS</b> .....	2
<i>K. Salah</i>	
<b>A GENERIC MODULI SELECTION ALGORITHM FOR THE RESIDUE NUMBER SYSTEM</b> .....	4
<i>M. Dasygenis, I. Petrousov</i>	
<b>VARIABLE GAIN AMPLIFIER IN CMOS 0.18<math>\mu</math>M FOR WIMAX APPLICATION</b> .....	6
<i>S. Lahiani, D. Ayadi, S. Salem, S. Douss, M. Loulou</i>	
<b>TEST SET EMBEDDING INTO HARDWARE GENERATED SEQUENCES USING AN EMBEDDING ALGORITHM</b> .....	8
<i>I. Voyiatzis, D. Davvadias, S. Sinitos, K. Vlahantonis, P. Kyrkos, C. Sgouropoulou, C. Erfstathiou</i>	
<b>UTILIZING NOPS FOR ONLINE DETERMINISTIC TESTING OF SIMPLE PROCESSING CORES</b> .....	10
<i>R. Jafari, E. Salehi, Z. Navabi</i>	
<b>COMPARATIVE STUDY OF TWO CMOS OPERATIONAL AMPLIFIERS FOR HIGH PERFORMANCE PIPELINED ADC</b> .....	12
<i>A. Dendouga, S. Oussalah</i>	
<b>SCAN-CHAIN INTRA-CELL DEFECTS GRADING</b> .....	14
<i>A. Touati, A. Bosio, L. Dilillo, P. Bernardi, M. Reorda</i>	
<b>AN EFFECTIVE ATPG FLOW FOR GATE DELAY FAULTS</b> .....	20
<i>A. Bosio, L. Dilillo, P. Girard, A. Virazel, P. Bernardi, M. Reorda</i>	
<b>MULTI-VALUED LOGIC TEST ACCESS MECHANISM FOR TEST TIME AND POWER REDUCTION</b> .....	26
<i>A. Nekoeei, Z. Navabi</i>	
<b>FAULT ATTACKS, INJECTION TECHNIQUES AND TOOLS FOR SIMULATION</b> .....	32
<i>R. Piscitelli, S. Bhasin, F. Regazzoni</i>	
<b>A 3GHZ VCO SUITABLE FOR MIPI M-PHY SERIAL INTERFACE</b> .....	38
<i>A. Demartinos, A. Tsimpos, S. Vlassis, S. Sgourenas, G. Souliotis</i>	
<b>ALL DIGITAL PHASE INTERPOLATOR</b> .....	44
<i>A. Tsimpos, G. Souliotis, A. Demartinos, S. Vlassis</i>	
<b>ANALOG LAYOUT CONSTRAINTS RESOLUTION AND SHAPE FUNCTION GENERATION USING SATISFIABILITY MODULO THEORIES</b> .....	50
<i>S. Saif, M. Dessouky, H. Abbas, M. El-Kharashi, S. Nassar</i>	
<b>PHYSICAL ATTACKS, INTRODUCTION AND APPLICATION TO EMBEDDED PROCESSORS</b> .....	56
<i>F. Regazzoni</i>	
<b>ANALOG CIRCUITS TESTING USING DIGITALLY CODED INDIRECT MEASUREMENTS</b> .....	57
<i>A. Gomez-Pau, L. Balado, J. Figueras</i>	
<b>A DIGITAL PSEUDORANDOM UNIFORM NOISE GENERATOR FOR ADC BUILT-IN SELF-TEST</b> .....	63
<i>J. Alves, G. Evans</i>	
<b>APPLICATION OF FUNCTIONAL I<sub>DDQ</sub> TESTING IN A VLIW PROCESSOR TOWARDS DETECTION OF AGING DEGRADATION</b> .....	69
<i>Y. Zhao, H. Kerkhoff</i>	
<b>TESTING 90 NM MICROCONTROLLER SRAM PUF QUALITY</b> .....	74
<i>M. Barbareschi, E. Battista, A. Mazzeo, N. Mazzocca</i>	
<b>SUPPLY VOLTAGE VARIATION IMPACT ON ANDERSON PUF QUALITY</b> .....	80
<i>M. Barbareschi, P. Bagnasco, A. Mazzeo</i>	
<b>ON THE LIMITATIONS OF LOGIC TESTING FOR DETECTING HARDWARE TROJANS HORSES</b> .....	86
<i>M. Flottes, S. Dupuis, P. Ba, B. Rouzeyre</i>	
<b>HDLS EVOLVE AS THEY AFFECT DESIGN METHODOLOGY FOR A HIGHER ABSTRACTION AND A BETTER INTEGRATION</b> .....	91
<i>Z. Navabi</i>	

<b>IMPLEMENTATION AND VERIFICATION OF A GENERIC UNIVERSAL MEMORY CONTROLLER BASED ON UVM .....</b>	<b>92</b>
<i>K. Khalifa, K. Salah</i>	
<b>A NETWORKING EDA TOOL FOR MULTI-VECTOR MULTIPLICATGION IP CIRCUITS .....</b>	<b>94</b>
<i>M. Dasygenis, I. Petrousov</i>	
<b>A CONCURRENT BIST SCHEME FOR READ ONLY MEMORIES .....</b>	<b>96</b>
<i>I. Voyiatzis, C. Sgouropoulou, C. Efstathiou</i>	
<b>AUTOMATED CHARACTERIZATION OF TAS-MRAM TEST ARRAYS .....</b>	<b>98</b>
<i>A. Grossi, C. Zambelli, P. Olivo, P. Pellati, M. Ramponi, J. Alvarez-Herault, K. Mackay</i>	
<b>ONLINE SELF ADJUSTING PROGRESSIVE AGE MONITORING OF TIMING VARIATIONS.....</b>	<b>100</b>
<i>S. Sadeghi-Kohan, M. Kamal, J. McNeil, P. Prinetto, Z. Navabi</i>	
<b>DETECTING UNTESTABLE HARDWARE TROJAN WITH NON-INTRUSIVE CONCURRENT ON LINE TESTING.....</b>	<b>102</b>
<i>I. Voyiatzis, C. Sgouropoulou, C. Estathiou</i>	
<b>SOFTWARE TESTING AND SOFTWARE FAULT INJECTION .....</b>	<b>104</b>
<i>M. Kooli, A. Bosio, P. Benoit, L. Torres</i>	
<b>COMPARATIVE ANALYSIS OF RD AND ATOMISTIC TRAP-BASED BTI MODELS ON SRAM SENSE AMPLIFIER.....</b>	<b>110</b>
<i>I. Agbo, M. Taouit, S. Hamdioui, S. Cosemans, P. Weckx, P. Raghavan, F. Catthoor</i>	
<b>MODELING AVALANCHE BREAKDOWN FOR ESD DIODES IN INTEGRATED CIRCUITS .....</b>	<b>116</b>
<i>C. Stefanucci, P. Buccella, M. Kayal, J. Sallese</i>	
<b>AGING IN DIGITAL CIRCUITS AND AGE MONITORING: OBJECT-ORIENTED MODELING AND EVALUATION.....</b>	<b>119</b>
<i>S. Sadeghi-Kohan, A. Kamran, F. Forooghifar, Z. Navabi</i>	
<b>A HEURISTIC ALGORITHM FOR HIGH LEVEL SYNTHESIS OF DECIMAL ARITHMETIC CIRCUITS USING SYSTEMC .....</b>	<b>125</b>
<i>M. Sedighi, F. Haddadi, S. Emami, M. Saffarpour</i>	
<b>MODELING AND SIMULATION OF CYBER-PHYSICAL SYSTEMS WITH SICYPHOS .....</b>	<b>131</b>
<i>F. Wawrzik, W. Chipman, J. Molina, C. Grimm</i>	
<b>TOWARDS FORMAL VALIDATION: SYMBOLIC SIMULATION OF SYSTEMC MODELS .....</b>	<b>137</b>
<i>C. Radojicic, T. Purusothaman, C. Grimm</i>	
<b>STT-MRAM CELL RELIABILITY EVALUATION UNDER PROCESS, VOLTAGE AND TEMPERATURE (PVT) VARIATIONS .....</b>	<b>143</b>
<i>E. Vatajelu, R. Rodriguez-Montanes, M. Indaco, P. Prinetto, J. Figueras</i>	
<b>STATISTICAL LIFETIME ANALYSIS OF MEMRISTIVE CROSSBAR MATRIX .....</b>	<b>149</b>
<i>P. Pouyan, E. Amat, A. Rubio</i>	
<b>2T2M MEMRISTOR BASED TCAM CELL FOR LOW POWER APPLICATIONS.....</b>	<b>155</b>
<i>Y. Yang, J. Mathew, M. Ottavi, S. Pontarelli, D. Pradham</i>	
<b>FRICITIONLESS WEARABLE TECHNOLOGY: THE KEY TO UNLEASHING THE POWER OF WEARABLE SENSORS FOR HEALTH AND LYFESTYLE.....</b>	<b>161</b>
<i>C. Hoof</i>	
<b>APPLICATION-SPECIFIC POWER-AWARE MAPPING FOR RECONFIGURABLE NOC ARCHITECTURES .....</b>	<b>162</b>
<i>M. Goli, A. Ghasemazar, Z. Navabi</i>	
<b>A DESIGN-FLOW FOR HIGH-LEVEL SYNTHESIS AND RESOURCE ESTIMATION OF RECONFIGURABLE ARCHITECTURES.....</b>	<b>168</b>
<i>M. Pasha, B. Siddiqui, U. Farooq</i>	
<b>APPLICATION-INDEPENDENT TESTING OF MULTILEVEL INTERCONNECT IN MESH-BASED FPGAS.....</b>	<b>174</b>
<i>S. Rehman, M. Benabdenbi, L. Anghel</i>	
<b>WEARABLE SPEECH ENHANCEMENT SYSTEM BASED ON MEMS MICROPHONE ARRAY FOR DISABLED PEOPLE.....</b>	<b>180</b>
<i>A. Palla, L. Fanucci, R. Sannino, M. Settin</i>	
<b>A MODULAR SUITE TO SUPPORT HUMAN-SMARTPHONE INTERACTION FOR PEOPLE WITH MOTOR SKILL IMPAIRMENTS .....</b>	<b>185</b>
<i>M. Donati, L. Fanucci, F. Iacopetti, A. Vecchio</i>	
<b>GAIT ANALYSIS FOR FALL PREDICTION USING EMG TRIGGERED MOVEMENT RELATED POTENTIALS .....</b>	<b>190</b>
<i>V. Annese, D. Venuto</i>	
<b>SILICON CMOS COMPATIBLE IN SITU CCVD GROWTH OF GRAPHENE ON SILICON NITRIDE .....</b>	<b>196</b>
<i>D. Noll, U. Schwalke</i>	

<b>A SIMPLE NUMERICAL MODELING TECHNIQUE FOR PSP-NQS DIFFERENTIAL EQUATION</b> .....	199
<i>A. Abo-Elhadeed, P. Bolcato</i>	
<b>3D INTEGRATION IN BIOCHIPS: NEW PROPOSED ARCHITECTURES FOR 3D APPLICATIONS IN ATDA BASED DIGITAL MICROFLUIDIC BIOCHIPS</b> .....	203
<i>P. Roy, P. Howladar, R. Dastidar, H. Rahaman, P. Dasgupta</i>	
<b>ORIENTOMA: A NOVEL PLATFORM FOR AUTONOMOUS AND SAFE NAVIGATION FOR BLIND AND VISUALLY IMPAIRED</b> .....	209
<i>G. Farulla, L. Russo, S. Rosa, M. Indaco</i>	
<b>A CLOUD ROBOTICS SYSTEM FOR TELEPRESENCE ENABLING MOBILITY IMPAIRED PEOPLE TO ENJOY THE WHOLE MUSEUM EXPERIENCE</b> .....	215
<i>M. Ng, S. Primatesta, L. Giuliano, M. Lupetti, L. Russo, G. Farulla, M. Indaco, S. Rosa, C. Germak, B. Bona</i>	
<b>BAYESIAN RECOGNITION OF HUMAN IDENTITIES FROM CONTINUOUS VISUAL FEATURES FOR SAFE AND SECURE ACCESS IN HEALTHCARE ENVIRONMENTS</b> .....	221
<i>F. Gossen</i>	
<b>WHY CARING ABOUT LEADING-EDGE SOFTWARE ENGINEERING IN HEALTHCARE AND ASSISTIVE TECHNOLOGY APPLICATIONS?</b> .....	226
<i>T. Margaria</i>	
<b>Author Index</b>	