

2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era

(DTIS 2015)

Napoli, Italy
21 – 23 April 2015



IEEE Catalog Number: CFP1593A-POD
ISBN: 978-1-4799-2000-6

TABLE OF CONTENTS

ELECTRONICS AND COMPUTING IN NANO-ERA: THE GOOD, THE BAD AND THE CHALLENGING	1
<i>S. Hamdioui</i>	
A TSV TO TSV, A TSV TO METAL INTERCONNECTS, AND A TSV TO ACTIVE DEVICE COUPLING CAPACITANCE: ANALYSIS AND RECOMMENDATIONS	2
<i>K. Salah</i>	
A GENERIC MODULI SELECTION ALGORITHM FOR THE RESIDUE NUMBER SYSTEM.....	4
<i>M. Dasycenisis, I. Petrousov</i>	
VARIABLE GAIN AMPLIFIER IN CMOS 0.18μM FOR WIMAX APPLICATION	6
<i>S. Lahiani, D. Ayadi, S. Salem, S. Douss, M. Loulou</i>	
TEST SET EMBEDDING INTO HARDWARE GENERATED SEQUENCES USING AN EMBEDDING ALGORITHM.....	8
<i>I. Voyatzis, D. Davvadias, S. Sinitos, K. Vlahantonis, P. Kyrkos, C. Sgouropoulou, C. Erfstathiou</i>	
UTILIZING NOPs FOR ONLINE DETERMINISTIC TESTING OF SIMPLE PROCESSING CORES	10
<i>R. Jafari, E. Salehi, Z. Navabi</i>	
COMPARATIVE STUDY OF TWO CMOS OPERATIONAL AMPLIFIERS FOR HIGH PERFORMANCE PIPELINED ADC.....	12
<i>A. Dendouga, S. Oussalah</i>	
SCAN-CHAIN INTRA-CELL DEFECTS GRADING.....	14
<i>A. Touati, A. Bosio, L. Dilillo, P. Bernardi, M. Reorda</i>	
AN EFFECTIVE ATPG FLOW FOR GATE DELAY FAULTS.....	20
<i>A. Bosio, L. Dilillo, P. Girard, A. Virazel, P. Bernardi, M. Reorda</i>	
MULTI-VALUED LOGIC TEST ACCESS MECHANISM FOR TEST TIME AND POWER REDUCTION	26
<i>A. Nekooei, Z. Navabi</i>	
FAULT ATTACKS, INJECTION TECHNIQUES AND TOOLS FOR SIMULATION.....	32
<i>R. Piscitelli, S. Bhavin, F. Regazzoni</i>	
A 3GHZ VCO SUITABLE FOR MIPI M-PHY SERIAL INTERFACE.....	38
<i>A. Demartinos, A. Tsipimos, S. Vlassis, S. Sgourenas, G. Souliotis</i>	
ALL DIGITAL PHASE INTERPOLATOR	44
<i>A. Tsipimos, G. Souliotis, A. Demartinos, S. Vlassis</i>	
ANALOG LAYOUT CONSTRAINTS RESOLUTION AND SHAPE FUNCTION GENERATION USING SATISFIABILITY MODULO THEORIES.....	50
<i>S. Saif, M. Dessouky, H. Abbas, M. El-Kharashi, S. Nassar</i>	
PHYSICAL ATTACKS, INTRODUCTION AND APPLICATION TO EMBEDDED PROCESSORS	56
<i>F. Regazzoni</i>	
ANALOG CIRCUITS TESTING USING DIGITALLY CODED INDIRECT MEASUREMENTS	57
<i>A. Gomez-Pau, L. Balado, J. Figueiras</i>	
A DIGITAL PSEUDORANDOM UNIFORM NOISE GENERATOR FOR ADC BUILT-IN SELF-TEST	63
<i>J. Alves, G. Evans</i>	
APPLICATION OF FUNCTIONAL I_{DDQ} TESTING IN A VLIW PROCESSOR TOWARDS DETECTION OF AGING DEGRADATION	69
<i>Y. Zhao, H. Kerkhoff</i>	
TESTING 90 NM MICROCONTROLLER SRAM PUF QUALITY	74
<i>M. Barbareschi, E. Battista, A. Mazzeo, N. Mazzocca</i>	
SUPPLY VOLTAGE VARIATION IMPACT ON ANDERSON PUF QUALITY	80
<i>M. Barbareschi, P. Bagnasco, A. Mazzeo</i>	
ON THE LIMITATIONS OF LOGIC TESTING FOR DETECTING HARDWARE TROJANS HORSES.....	86
<i>M. Flottes, S. Dupuis, P. Ba, B. Rouzeyre</i>	
HDLS EVOLVE AS THEY AFFECT DESIGN METHODOLOGY FOR A HIGHER ABSTRACTION AND A BETTER INTEGRATION	91
<i>Z. Navabi</i>	

IMPLEMENTATION AND VERIFICATION OF A GENERIC UNIVERSAL MEMORY CONTROLLER BASED ON UVM	92
<i>K. Khalifa, K. Salah</i>	
A NETWORKING EDA TOOL FOR MULTI-VECTOR MULTIPLICATGION IP CIRCUITS	94
<i>M. Dasygenis, I. Petrousov</i>	
A CONCURRENT BIST SCHEME FOR READ ONLY MEMORIES	96
<i>I. Voyatzis, C. Sgouropoulou, C. Efstatiou</i>	
AUTOMATED CHARACTERIZATION OF TAS-MRAM TEST ARRAYS	98
<i>A. Grossi, C. Zambelli, P. Olivo, P. Pellati, M. Ramponi, J. Alvarez-Herault, K. Mackay</i>	
ONLINE SELF ADJUSTING PROGRESSIVE AGE MONITORING OF TIMING VARIATIONS.....	100
<i>S. Sadeghi-Kohan, M. Kamal, J. McNeil, P. Prinetto, Z. Navabi</i>	
DETECTING UNTESTABLE HARDWARE TROJAN WITH NON-INTRUSIVE CONCURRENT ON LINE TESTING.....	102
<i>I. Voyatzis, C. Sgouropoulou, C. Efstatiou</i>	
SOFTWARE TESTING AND SOFTWARE FAULT INJECTION	104
<i>M. Kooli, A. Bosio, P. Benoit, L. Torres</i>	
COMPARATIVE ANALYSIS OF RD AND ATOMISTIC TRAP-BASED BTI MODELS ON SRAM SENSE AMPLIFIER.....	110
<i>I. Agbo, M. Taouit, S. Hamdioui, S. Cosemans, P. Weckx, P. Raghavan, F. Catthoor</i>	
MODELING AVALANCHE BREAKDOWN FOR ESD DIODES IN INTEGRATED CIRCUITS	116
<i>C. Stefanucci, P. Buccella, M. Kayal, J. Sallese</i>	
AGING IN DIGITAL CIRCUITS AND AGE MONITORING: OBJECT-ORIENTED MODELING AND EVALUATION.....	119
<i>S. Sadeghi-Kohan, A. Kamran, F. Forooghifar, Z. Navabi</i>	
A HEURISTIC ALGORITHM FOR HIGH LEVEL SYNTHESIS OF DECIMAL ARITHMETIC CIRCUITS USING SYSTEMC	125
<i>M. Sedighi, F. Haddadi, S. Emami, M. Saffarpour</i>	
MODELING AND SIMULATION OF CYBER-PHYSICAL SYSTEMS WITH SICYPHOS	131
<i>F. Wawrzik, W. Chipman, J. Molina, C. Grimm</i>	
TOWARDS FORMAL VALIDATION: SYMBOLIC SIMULATION OF SYSTEMC MODELS	137
<i>C. Radovicic, T. Purusothaman, C. Grimm</i>	
STT-MRAM CELL RELIABILITY EVALUATION UNDER PROCESS, VOLTAGE AND TEMPERATURE (PVT) VARIATIONS	143
<i>E. Vatajelu, R. Rodriguez-Montanes, M. Indaco, P. Prinetto, J. Figueras</i>	
STATISTICAL LIFETIME ANALYSIS OF MEMRISTIVE CROSSBAR MATRIX	149
<i>P. Pouyan, E. Amat, A. Rubio</i>	
2T2M MEMRISTOR BASED TCAM CELL FOR LOW POWER APPLICATIONS.....	155
<i>Y. Yang, J. Mathew, M. Ottavi, S. Pontarelli, D. Pradham</i>	
FRictionless WEARable TECHNOLOGY: THE KEY TO UNLEASHING THE POWER OF WEARABLE SENSORS FOR HEALTH AND LYFESTYLE	161
<i>C. Hoof</i>	
APPLICATION-SPECIFIC POWER-AWARE MAPPING FOR RECONFIGURABLE NOC ARCHITECTURES	162
<i>M. Goli, A. Ghasemazar, Z. Navabi</i>	
A DESIGN-FLOW FOR HIGH-LEVEL SYNTHESIS AND RESOURCE ESTIMATION OF RECONFIGURABLE ARCHITECTURES	168
<i>M. Pasha, B. Siddiqui, U. Farooq</i>	
APPLICATION-INDEPENDENT TESTING OF MULTILEVEL INTERCONNECT IN MESH-BASED FPGAs	174
<i>S. Rehman, M. Benabdenbi, L. Anghel</i>	
WEARABLE SPEECH ENHANCEMENT SYSTEM BASED ON MEMS MICROPHONE ARRAY FOR DISABLED PEOPLE.....	180
<i>A. Palla, L. Fanucci, R. Sannino, M. Settin</i>	
A MODULAR SUITE TO SUPPORT HUMAN-SMARTPHONE INTERACTION FOR PEOPLE WITH MOTOR SKILL IMPAIRMENTS	185
<i>M. Donati, L. Fanucci, F. Iacopetti, A. Vecchio</i>	
GAIT ANALYSIS FOR FALL PREDICTION USING EMG TRIGGERED MOVEMENT RELATED POTENTIALS	190
<i>V. Annese, D. Venuto</i>	
SILICON CMOS COMPATIBLE IN SITU CCVD GROWTH OF GRAPHENE ON SILICON NITRIDE	196
<i>D. Noll, U. Schwalke</i>	

A SIMPLE NUMERICAL MODELING TECHNIQUE FOR PSP-NQS DIFFERENTIAL EQUATION	199
<i>A. Abo-Elhadeed, P. Bolcato</i>	
3D INTEGRATION IN BIOCHIPS: NEW PROPOSED ARCHITECTURES FOR 3D APPLICATIONS IN ATDA BASED DIGITAL MICROFLUIDIC BIOCHIPS	203
<i>P. Roy, P. Howladar, R. Dastidar, H. Rahaman, P. Dasgupta</i>	
ORIENTOMA: A NOVEL PLATFORM FOR AUTONOMOUS AND SAFE NAVIGATION FOR BLIND AND VISUALLY IMPAIRED	209
<i>G. Farulla, L. Russo, S. Rosa, M. Indaco</i>	
A CLOUD ROBOTICS SYSTEM FOR TELEPRESENCE ENABLING MOBILITY IMPAIRED PEOPLE TO ENJOY THE WHOLE MUSEUM EXPERIENCE	215
<i>M. Ng, S. Primatesta, L. Giuliano, M. Lupetti, L. Russo, G. Farulla, M. Indaco, S. Rosa, C. Germak, B. Bona</i>	
BAYESIAN RECOGNITION OF HUMAN IDENTITIES FROM CONTINUOUS VISUAL FEATURES FOR SAFE AND SECURE ACCESS IN HEALTHCARE ENVIRONMENTS	221
<i>F. Gossen</i>	
WHY CARING ABOUT LEADING-EDGE SOFTWARE ENGINEERING IN HEALTHCARE AND ASSISTIVE TECHNOLOGY APPLICATIONS?.....	226
<i>T. Margaria</i>	
Author Index	