

2015 20th IEEE European Test Symposium

(ETS 2015)

**Cluj-Napoca, Romania
25-29 May 2015**



**IEEE Catalog Number: CFP15216-POD
ISBN: 978-1-4799-7604-1**

TABLE OF CONTENTS

EXPANDING THE BOUNDARIES OF TEST AND DIAGNOSTICS: PROGNOSTICS AND HEALTH MANAGEMENT (PHM) FOR COMPLEX SYSTEMS	1
<i>Goodman, Douglas</i>	
A PRACTICAL APPROACH FOR LOGIC SIMPLIFICATION BASED ON FAULT ACCEPTABILITY FOR ERROR TOLERANT APPLICATION.....	2
<i>Ichihara, Hideyuki ; Kamei, Junpei ; Iwagaki, Tsuyoshi ; Inoue, Tomoo</i>	
EVALUATING THE SELF-TESTING PROPERTY OF AES' FINITE FIELD INVERSION UNITS	4
<i>Opritoiu, Flavius ; Vladutiu, Mircea</i>	
TESTING OF DIGITAL MICROFLUIDIC BIOCHIPS WITH ARBITRARY LAYOUTS.....	6
<i>Dinh, Trung Anh ; Yamashita, Shigeru ; Ho, Tsung-Yi ; Chakrabarty, Krishnendu</i>	
SOFTWARE-BASED SELF-TEST TECHNIQUES OF COMPUTATIONAL MODULES IN DUAL ISSUE EMBEDDED PROCESSORS	8
<i>Bernardi, P. ; Bovi, C. ; Cantoro, R. ; De Luca, S. ; Meregalli, R. ; Piumatti, D. ; Sanchez, E. ; Sansonetti, A.</i>	
RELIABILITY ANALYSIS FOR POWER MOSFET BASED ON MULTI-PHYSICS SIMULATION	10
<i>Li, Shuo ; Wang, Hong ; Yang, Shiyuan</i>	
SESSION-LESS BASED THERMAL-AWARE 3D-SIC TEST SCHEDULING	12
<i>Flottes, Marie-Lise ; Azevedo, Joao ; Di Natale, Giorgio ; Rouzeyre, Bruno</i>	
AN EFFECTIVE HYBRID FAULT-TOLERANT ARCHITECTURE FOR PIPELINED CORES	14
<i>Wali, I. ; Virazel, A. ; Bosio, A. ; Dillillo, L. ; Girard, P.</i>	
AN ECC-BASED MEMORY ARCHITECTURE WITH ONLINE SELF-REPAIR CAPABILITIES FOR RELIABILITY ENHANCEMENT.....	20
<i>Mayuga, Gian ; Yamato, Yuta ; Yoneda, Tomokazu ; Inoue, Michiko ; Sato, Yasuo</i>	
PROTECTING CACHES AGAINST MULTI-BIT ERRORS USING EMBEDDED ERASURE CODING.....	26
<i>BanaiyanMofrad, Abbas ; Ebrahimi, Mojtaba ; Oboril, Fabian ; Tahoori, Mehdi B. ; Dutt, Nikil</i>	
MICROFLUIDIC VERY LARGE-SCALE INTEGRATION FOR BIOCHIPS: TECHNOLOGY, TESTING AND FAULT-TOLERANT DESIGN.....	32
<i>Araci, Ismail Emre ; Pop, Paul ; Chakrabarty, Krishnendu</i>	
BRANCH GUIDED FUNCTIONAL TEST GENERATION AT THE RTL	40
<i>Acharya, Vineeth V. ; Bagri, Sharad ; Hsiao, Michael S.</i>	
IMPROVING TEST PATTERN GENERATION IN PRESENCE OF UNKNOWN VALUES BEYOND RESTRICTED SYMBOLIC LOGIC.....	46
<i>Scheibler, Karsten ; Erb, Dominik ; Becker, Bernd</i>	
RELIABILITY-AWARE OPERATION CHAINING IN HIGH LEVEL SYNTHESIS	52
<i>Chen, Liang ; Ebrahimi, Mojtaba ; Tahoori, Mehdi B.</i>	
A LOW CAPTURE POWER TEST GENERATION METHOD USING CAPTURE SAFE TEST VECTORS.....	58
<i>Hirai, Atsushi ; Yamauchi, Yukari ; Hosokawa, Toshinori ; Arai, Masayuki</i>	
TACKLING THE COMPLEXITY OF EXACT PATH DELAY FAULT GRADING FOR PATH INTENSIVE CIRCUITS.....	60
<i>Neophytou, Stelios N. ; Michael, Maria K.</i>	
DESIGNING AREA-EFFICIENT CONTROLLERS FOR MULTI-CYCLE TRANSIENT FAULT TOLERANT SYSTEMS	62
<i>Iwagaki, Tsuyoshi ; Ishimori, Yutaro ; Ichihara, Hideyuki ; Inoue, Tomoo</i>	
A SOFT-ERROR TOLERANT TCAM USING PARTIAL DON'T-CARE KEYS	64
<i>Syafalni, Infall ; Sasao, Tsutomu ; Wen, Xiaoqing ; Holst, Stefan ; Miyase, Kohei</i>	
SYMMETRIC TRANSPARENT ON-LINE BIST OF WORD-ORGANIZED MEMORIES WITH BINARY ADDERS	66
<i>Voyiatzis, Ioannis</i>	
A BAYESIAN MODEL FOR SYSTEM LEVEL RELIABILITY ESTIMATION.....	68
<i>Vallero, A. ; Savino, A. ; Tselonis, S. ; Foutris, N. ; Kaliorakis, M. ; Politano, G. ; Gizopoulos, D. ; Di Carlo, S.</i>	
A BRANCH-&-BOUND ALGORITHM FOR TAM OPTIMIZATION IN MULTI-V_{dd} SOCS	70
<i>Vartziotis, Fotios ; Kavousianos, Xrysovalantis ; Chakrabarty, Krishnendu</i>	
ON RESISTIVE OPEN DEFECT DETECTION IN DRAMS: THE CHARGE ACCUMULATION EFFECT	72
<i>Sfikas, Yiorgos ; Tsiatouhas, Yiorgos ; Taouil, Mottaqiallah ; Hamdioui, Said</i>	

POWER-AWARE VOLTAGE TUNING FOR STT-MRAM RELIABILITY	78
<i>Vatajelu, Elena I. ; Rodriguez-Montanes, R. ; Di Carlo, S. ; Indaco, M. ; Renovell, M. ; Prinetto, P. ; Figueras, J.</i>	
IMPROVING RO-PUF QUALITY ON FPGAS BY INCORPORATING DESIGN-DEPENDENT FREQUENCY BIASES	84
<i>Feiten, Linus ; Martin, Tobias ; Sauer, Matthias ; Becker, Bernd</i>	
TESTING VISIONS	90
<i>Wunderlich, Hans-Joachim</i>	
NEW DRAIN CURRENT MODEL FOR NANO-METER MOS TRANSISTORS ON-CHIP THRESHOLD VOLTAGE TEST	91
<i>Wan, Jinbo ; Kerkhoff, Hans G.</i>	
NBTI AND LEAKAGE AWARE SLEEP TRANSISTOR DESIGN FOR RELIABLE AND ENERGY EFFICIENT POWER GATING	97
<i>Rossi, Daniele ; Tenentes, Vasileios ; Khursheed, Saqib ; Al-Hashimi, Bashir M.</i>	
VARIABILITY-AWARE AGING MODELING FOR RELIABILITY ANALYSIS OF AN ANALOG NEURAL MEASUREMENT SYSTEM	103
<i>Heidmann, Nils ; Hellwege, Nico ; Paul, Steffen ; Peters-Drolshagen, Dagmar</i>	
AUTOMATIC GENERATION OF AUTONOMOUS BUILT-IN OBSERVABILITY STRUCTURES FOR ANALOG CIRCUITS	109
<i>Coyette, Anthony ; Esen, Baris ; Vanhooren, Ronny ; Dobbelaere, Wim ; Gielen, Georges</i>	
BOUNDARY COST OPTIMIZATION FOR ALTERNATE TEST	115
<i>Leger, Gildas</i>	
AN FPGA-BASED ATE EXTENSION MODULE FOR LOW-COST MULTI-GHZ MEMORY TEST	121
<i>Keezer, D.C. ; Chen, T.H. ; Moon, T. ; Stonecypther, D.T. ; Chatterjee, A. ; Choi, H.W. ; Kim, S.Y. ; Yoo, H.</i>	
IS ADAPTIVE TESTING THE PANACEA FOR THE FUTURE TEST PROBLEMS?	127
<i>Peng, Zebo</i>	
ADVANCEMENTS IN DIAGNOSIS DRIVEN YIELD ANALYSIS (DDYA): A SURVEY OF STATE-OF-THE-ART SCAN DIAGNOSIS AND YIELD ANALYSIS TECHNOLOGIES	128
<i>Huang, Yu ; Yang, Wu ; Cheng, Wu-Tung</i>	
TESTING OF ANALOG/MIXED SIGNAL ICS: PAST, PRESENT AND FUTURE	138
<i>Kruseman, Bram</i>	
HIGH FREQUENCY JITTER ESTIMATOR FOR SOCS	139
<i>Le Gall, Hervé ; Alhakim, Rshdee ; Valka, Miroslav ; Mir, Salvador ; Stratigopoulos, Haralampos-G. ; Simeu, Emmanuel</i>	
A NEW TECHNIQUE FOR LOW-COST PHASE NOISE PRODUCTION TESTING FROM 1-BIT SIGNAL ACQUISITION	145
<i>David-Grignot, S. ; Azais, F. ; Latorre, L. ; Lefevre, F.</i>	
ROBUST AMPLITUDE MEASUREMENT FOR RF BIST APPLICATIONS	151
<i>Jeong, Jae Woong ; Kitchen, Jennifer ; Ozev, Sule</i>	
CYBER-PHYSICAL SYSTEMS: A SECURITY PERSPECTIVE	157
<i>Konstantinou, Charalambos ; Maniatakos, Michail ; Saqib, Fareena ; Hu, Shiyan ; Plusquellic, Jim ; Jin, Yier</i>	
A FAULT TOLERANT RESPONSE ANALYZER WITH SELF-ERROR-CORRECTION CAPABILITY	165
<i>Fukazawa, Yuki ; Ichihara, Hideyuki ; Inoue, Tomoo</i>	
LSI AGING ESTIMATION USING RING OSCILLATORS	167
<i>Miura, Yukiya ; Ikeda, Tatsunori</i>	
SOFTWARE-BASED REPAIR FOR MEMORIES IN TINY EMBEDDED SYSTEMS	169
<i>Scholzel, Mario ; Skoncej, Patryk</i>	
EFFICIENT DIAGNOSIS TECHNIQUE FOR AGING DEFECTS ON AUTOMOTIVE SEMICONDUCTOR CHIPS	171
<i>Jung, Jihun ; Ansari, Muhammad Adil ; Kim, Dooyoung ; Yi, Hyunbean ; Park, Sungju</i>	
RE-USING BIST FOR CIRCUIT AGING MONITORING	173
<i>Firouzi, Farshad ; Ye, Fangming ; Vijayan, Arunkumar ; Koneru, Abhishek ; Chakrabarty, Krishnendu ; Tahoori, Mehdi B.</i>	
COMPACT TEST SET GENERATION FOR TEST COMPRESSION-BASED DESIGNS	175
<i>Eggersglus, Stephan</i>	
IMPROVE THE COMPRESSION RATIOS FOR CODE-BASED TEST VECTOR COMPRESSIONS BY DECOMPOSING	181
<i>Kuang, Jishun ; Zhang, Liang ; You, Zhiqiang ; Zhou, Yingbo</i>	
ON TEST PROGRAM COMPACTION	187
<i>Gaudesi, M. ; Reorda, M.Sonza ; Pomeranz, I.</i>	
ANALOG TEST: WHY STILL “À LA MODE” AFTER MORE THAN 25 YEARS OF RESEARCH?	193
<i>Azais, Florence</i>	

IDENTIFICATION OF HIGH POWER CONSUMING AREAS WITH GATE TYPE AND LOGIC LEVEL INFORMATION	194
<i>Miyase, Kohei ; Sauer, Matthias ; Becker, Bernd ; Wen, Xiaoqing ; Kajihara, Seiji</i>	
DIAGNOSIS OF POWER SWITCHES WITH POWER-DISTRIBUTION-NETWORK CONSIDERATION	200
<i>Tenentes, Vasileios ; Rossi, Daniele ; Khursheed, Saqib ; Al-Hashimi, Bashir M.</i>	
AGING GUARDBAND REDUCTION THROUGH SELECTIVE FLIP-FLOP OPTIMIZATION	206
<i>Golanbari, Mohammad Saber ; Kiamehr, Saman ; Ebrahimi, Mojtaba ; Tahoori, Mehdi B.</i>	
Author Index	