

2015 IEEE 24th North Atlantic Test Workshop

(NATW 2015)

**Johnson City, New York, USA
11-13 May 2015**



**IEEE Catalog Number: CFP15NAT-POD
ISBN: 978-1-4673-7418-7**

2015 IEEE 24rd North Atlantic Test Workshop

NATW 2015

Table of Contents

Welcome Message	vii
Conference Organization.....	viii
Reviewers	ix

Technical Papers

Complete Properties Extraction from Simulation Traces for Assertions Auto-generation	1
<i>Mohamed Hanafy, Hazem Said, and Ayman M.Wahba</i>	
Clock Domain Imbalances and Their Impact on Test Architecture	7
<i>Ramesh Tekumalla</i>	
Hybrid Hierarchical and Modular Tests for SoC Designs	11
<i>Guoliang Li, Jun Qian, Qinfu Yang, Yuan Zuo, Rui Li, Yu Huang, Mark Kassab, and Janusz Rajski</i>	
Satisfiability-Based Analysis of Failing Traces during Post-silicon Debug	17
<i>Amin Vali and Nicola Nicolici</i>	
Adaptive Mitigation of Radiation-Induced Errors and TDDDB in Reconfigurable Logic Fabrics	23
<i>Rawad Al-Haddad, Rashad S. Oreifej, Ramtin Zand, Abdel Ejnoui, and Ronald F. DeMara</i>	
An Industrial Case Study: PaRent (Parallel & Concurrent) Testing for Complex Mixed-Signal Devices	33
<i>Jennifer Dworak, Ping Gui, and Qutaiba Khasawneh</i>	
At-Speed Path Delay Test	39
<i>Swati Chakraborty and D.M.H. Walker</i>	
A Novel Failure Diagnosis Approach for Low Pin Count and Low Power Compression Architectures	43
<i>S. Chillarige, S. Viridi, A. Malik, K. Chakravadhanula, V. Chickermane, J. Swenton, and G. Vandling</i>	

Multivalued Logic for Reduced Pin Count and Multi-site SoC Testing	49
<i>Baohu Li and Vishwani D. Agrawal</i>	
SoC TAM Design to Minimize Test Application Time	55
<i>Huiting Zhang and Vishwani D. Agrawal</i>	
Author Index	61