

# **2015 IEEE/ACM International Symposium on Nanoscale Architectures**

**(NANOARCH 2015)**

**Boston, Massachusetts, USA  
8 – 10 July 2015**



**IEEE Catalog Number: CFP15DTD-POD  
ISBN: 978-1-4673-7850-5**

## Technical Papers

### Wednesday, 8 July 2015

<b>Session I</b>	<b>3D Memory</b>	
<b>Date/Time</b>	Wednesday, 8 July 2015 / 10:00 - 11:10	
<b>10:00 - 10:30</b>	<b>Architecting Energy Efficient Crossbar-Based Memristive Random-Access Memories</b> <i>Miguel Angel Lastras-Montaña, Amirali Ghofrani and Kwang-Ting Cheng</i>	<b>1</b>
<b>10:30 - 10:50</b>	<b>An Architecture-level Cache Simulation Framework Supporting Advanced PMA STT-MRAM</b> <i>Bi Wu, Yuanqing Cheng, Ying Wang, Aida Todri-Sanial, Guangyu Sun, Lionel Torres and Weisheng Zhao</i>	<b>7</b>
<b>10:50 - 11:10</b>	<b>MFNW: A Flip-N-Write Architecture for Multi-Level Cell Non-Volatile Memories</b> <i>Ali Alsuwaiyan and Kartik Mohanram</i>	<b>13</b>
<b>Session II</b>	<b>Concept Paper Session A</b>	
<b>Date/Time</b>	Wednesday, 8 July 2015 / 11:30 - 12:30	
<b>11:30-11:45</b>	<b>Lossy Frequency Selective Surfaces for Gas Sensing Using ZnO Films</b> <i>Colin Pardue, Madhavan Swaminathan and John Bosco Balaguru</i>	<b>19</b>
<b>11:45-12:00</b>	<b>Fundamental Limits of Energy Dissipation in Spintronic Interconnects Using Optical Spin Pumping</b> <i>S. Rakheja</i>	<b>21</b>
<b>12:00-12:15</b>	<b>Wave-Based Device Scaling Concept for Brain-Like Energy Efficiency and Integration</b> <i>Y. Katayama, T. Yamane, D. Nakano, R. Nakane and G. Tanaka</i>	<b>23</b>
<b>12:15-12:30</b>	<b>Physically Equivalent Magneto-Electric Nanoarchitecture for Probabilistic Reasoning</b> <i>Mostafizur Rahman, Santosh Khasanvis, Jiajun Shi, Mingyu Li and Csaba Andras</i>	<b>25</b>
<b>Session III</b>	<b>Computing with Non-Volatile Memory</b>	
<b>Date/Time</b>	Wednesday, 8 July 2015 / 01:45 - 03:05	
<b>01:45 - 02:15</b>	<b>Robust Magnetic Full-Adder with Voltage Sensing 2T/2MTJ Cell</b> <i>Erya Deng, You Wang, Zhaohao Wang, Jacques-Olivier Klein, Bernard Dieny, Guillaume Prenat and Weisheng Zhao</i>	<b>27</b>
<b>02:15 - 02:45</b>	<b>Hierarchical Composition of Memristive Networks for Real-Time Computing</b> <i>Jens Bürger, Alireza Goudarzi, Darko Stefanovic and Christof Teuscher</i>	<b>33</b>
<b>02:45 - 03:05</b>	<b>A Sudden Power-Outage Resilient Nonvolatile Microprocessor for Immediate System Recovery</b> <i>Naoya Onizawa, Akira Mochizuki, Akira Tamakoshi and Takahiro Hanyu</i>	<b>39</b>

<b>Session IV</b>	<b>NEMS Design</b>
<b>Date/Time</b>	Wednesday, 8 July 2015 / 03:05 - 03:55
<b>03:05 - 03:25</b>	<b>NEM Relay Design with Biconditional Binary Decision Diagrams</b> 45 <i>Winston Haaswijk, Luca Amaru, Pierre-Emmanuel Gaillardon and Giovanni De Micheli</i>
<b>03:25 - 03:55</b>	<b>NEMsCAM: A Novel CAM Cell based on Nano-Electro-Mechanical Switch and CMOS for Energy Efficient TLBs</b> 51 <i>Azam Seyedi, Vasileios Karakostas, Stefan Cosemans, Adrian Cristal, Mario Nemirovsky and Osman Unsal</i>
<b>Section</b>	<b>Poster Pitch</b>
<b>Date/Time</b>	Wednesday, 8 July 2015 / 03:55 - 04:25
▪	<b>Computation-In-Memory Based Parallel Adder</b> 57 <i>Hoang Anh Du Nguyen, Lei Xie, Mottaqiallah Taouil, Razvan Nane, Said Hamdioui and Koen Bertels</i>
▪	<b>Hierarchical Design of Robust and Low Data Dependent FinFET Based SRAM Array</b> 63 <i>Mohsen Imani, Shruti Patil and Tajana Simunic Rosing</i>
▪	<b>Optimal Adiabatic Scaling and the Processor-In-Memory-and-Storage Architecture (OAS+PIMS)</b> 69 <i>Erik P. DeBenedictis, Jeanine E. Cook, Mark F. Hoemmen and Tzevetan S. Metodi</i>
▪	<b>Ex-situ Training of Dense Memristor Crossbar for Neuromorphic Applications</b> 75 <i>Raqibul Hasan, Chris Yakopcic and Tarek M. Taha</i>
▪	<b>Defect Tolerance in Diode, FET, and Four-Terminal Switch Based Nano-Crossbar Arrays</b> 82 <i>Onur Tunali and Mustafa Altun</i>
▪	<b>Fast March Tests for Defects in Resistive Memory</b> 88 <i>Seyed Nima Mozaffari, Spyros Tragoudas and Themistoklis Haniotakis</i>
▪	<b>Analogue Auto-Associative Memory using a Multi-Valued Memristive Memory Cell</b> 94 <i>Mohammad Mahmoud A. Taha and Wim J.C. Melis</i>
▪	<b>Analysis and Design of an Adaptive Proactive Reconfiguration Approach for Memristive Crossbar Memories</b> 100 <i>Peyman Pouyan, Esteve Amat and Antonio Rubio</i>
▪	<b>Memristor Panic - A Survey of Different Device Models in Crossbar Architectures</b> 106 <i>Walt Woods, Mohammad Mahmoud A. Taha, Dat Tran S. J., Jens Bürger and Christof Teuscher</i>
▪	<b>Evolution of Radiation-Induced Soft Errors in FinFET SRAMs under Process Variations beyond 22nm</b> 112 <i>Pablo Royer, Fernando García-Redondo and Marisa López-Vallejo</i>

Thursday, 9 July 2015

<b>Session V</b>	<b>Algorithms and CAD</b>
<b>Date/Time</b>	Thursday, 9 July 2015 / 09:05 - 10:25
<b>09:05 - 09:35</b>	<b>From Kekule Cells to Molecular Switches</b> 118 <i>Aaron Germuth and Alex Aravind</i>
<b>09:35 - 09:55</b>	<b>Interconnect Networks for Memristor Crossbar</b> 124 <i>Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui and Koen Bertels</i>
<b>09:55 - 10:25</b>	<b>Automated Synthesis of Crossbars for Nanoscale Computing using Formal Methods</b> 130 <i>Alvaro Velasquez and Sumit Kumar Jha</i>
<b>Session VI</b>	<b>Concept Paper Session B</b>
<b>Date/Time</b>	Thursday, 9 July 2015 / 10:25 - 11:10
<b>10:25 - 10:40</b>	<b>Defect Consideratons for Robust Sparse Coding Using Memristor Arrays</b> 137 <i>Patrick Sheridan and Wei D. Lu</i>
<b>10:40 - 10:55</b>	<b>Low Area Overhead In-situ Training Approach for Memristor-Based""35; Classifier</b> <i>Elham Zamanidoost, Michael Klachko, Dmitri Strukov and Irina Kataeva</i>
<b>10:55 - 11:10</b>	<b>Magnetoresistance Implications for Complementary Magnetic Tunnel ""365 Junction Logic (CMAT)</b> <i>Joseph S. Friedman, Damien Querlioz and Alan V. Sahakian</i>
<b>Session VII</b>	<b>Approximate Computing at the Nanoscale</b>
<b>Date/Time</b>	Thursday, 9 July 2015 / 11:30 - 12:30
<b>11:30 - 12:00</b>	<b>Transmission Gate-based Approximate Adders for Inexact Computin""367</b> <i>Zhixi Yang, Jie Han and Fabrizio Lombardi</i>
<b>12:00 - 12:30</b>	<b>Matrix Multiplication by an Inexact Systolic Array ""373</b> <i>Ke Chen, Fabrizio Lombardi and Jie Han</i>
<b>Session VIII</b>	<b>Novel Fabric Concepts</b>
<b>Date/Time</b>	Thursday, 9 July 2015 / 01:45 - 03:35
<b>01:45 - 02:15</b>	<b>Architecting 3-D Integrated Circuit Fabric with Intrinsic Thermal ""379 Management Features</b> <i>Mostafizur Rahman, Santosh Khasanvis, Jiajun Shi, Mingyu Li and Csaba Andras Moritz</i>
<b>02:15 - 02:45</b>	<b>Full-adder Circuit Design Based on All-spin Logic Device""385</b> <i>Qi An, Li Su, Jacques-Olivier Klein, Sébastien Le Beux, Ian O'Connor and Weisheng Zhao</i>
<b>02:45 - 03:15</b>	<b>Architecting NP-Dynamic Skybridge""38;</b> <i>Jiajun Shi, Mingyu Li, Mostafizur Rahman, Santosh Khasanvi and Csaba Andras Moritz</i>

**03:15 - 03:35**      **Architecting Connectivity for Fine-grained 3-D Vertically Integrated Circuits**  
*Santosh Khasanvis, Mostafizur Rahman, Mingyu Li, Jiajun Shi and Csaba Andras Moritz*

<b>Session IX</b>	<b>Neuromorphic Systems</b>
<b>Date/Time</b>	Thursday, 9 July 2015 / 03:55 - 05:05

**03:55 - 04:25**      **Supervised Learning with Organic Memristor Devices and Prospects for Neural Crossbar Arrays**  
*Christopher H. Bennett Djaafar Chabi Theo Cabaret, Bruno Jousset, Vincent Derycke, Damien Querlioz and Jacques-Olivier Klein*

**04:25 - 04:45**      **Exploiting Local Connectivity of CMOL Architecture for Highly Parallel Orientation Selective Neuromorphic Chips**  
*Melika Payvand and Luke Theogarajan*

**04:45 - 05:05**      **On the Impact of OxRAM-based Synapses Variability on Convolutional Neural Networks Performance**  
*D. Garbin, E. Vianello, O. Bichler, M. Azzaz, Q. Rafhay, P. Candelier, C. Gamrat, G. Ghibaudo, B. DeSalvo and L. Perniola*