

2014 Fifth International Symposium on Electronic System Design

(ISED 2014)

**Surathkal, Mangalore, India
15-17 December 2014**



**IEEE Catalog Number: CFP1475L-POD
ISBN: 978-1-4799-6966-1**

2014 Fifth International Symposium on Electronic System Design

ISED 2014

Table of Contents

Message from Patron, ISED 2014 Steering Committee.....	ix
Message from the ISED 2014 Chairs.....	x
Message from the ISED 2014 Organizing Chairs.....	xii
Organizing Committee.....	xiii

Proceedings of the 2014 Fifth International Symposium on Electronic System Design

Safe IP Integration Using Container Modules	1
<i>Rolf Drechsler and Ulrich Kühne</i>	
A Novel GNR Interconnect Model to Reduce Crosstalk Delay	5
<i>Sandip Bhattacharya, Debaprasad Das, and Hafizur Rahaman</i>	
PSDSE: Particle Swarm Driven Design Space Exploration of Architecture and Unrolling Factors for Nested Loops in High Level Synthesis	10
<i>Vipul Kumar Mishra and Anirban Sengupta</i>	
The Design of Ultra Low Power CMOS CGLNA in Nanometer Technology	15
<i>P. Kavyashree and Siva S. Yellampalli</i>	
Energy Efficient, Scalable, and Dynamically Reconfigurable FFT Architecture for OFDM Systems	20
<i>S. Kala, S. Nalesh, S.K. Nandy, and Ranjani Narayan</i>	
Plasmonic Lens Based on Elliptically Tapered Metallic Nano Slits	25
<i>U. Aparna, H.S. Mruthyunjaya, and M. Sathish Kumar</i>	
GSM and GUI Based Remote Data Logging System	29
<i>Sadeque Reza Khan, Rajsekhar Kr. Nath, and M.S. Bhat</i>	
Inductive Tuned High Isolation RF MEMS Capacitive Shunt Switches	33
<i>E.S. Shajahan, M.S. Bhat, and B. Chenna Reddy</i>	
A Novel Temperature Stable Current Mode Bandgap for Wide Range of Supply Voltage Variation	38
<i>Sovan Ghosh</i>	

Design and Development of FPGA and FPAA Based Remote Terminal Units for Nuclear Power Plants	44
<i>Adivya Gour, Ramesh Sanga, R.P. Behera, P. Sahoo, N. Murali, and Sav Satyamurty</i>	
Pratham: A Low-Cost Wireless Node with Programmable Radio Range and Over-the-Air Programming Capability for Resource-Constrained Applications	49
<i>Vijay Rao, P.P. Priyesh, and Subrat Kar</i>	
Low Energy and Area Efficient Nonbinary Capacitor Array Based SAR ADC	54
<i>D.N. Jagadish and M.S. Bhat</i>	
A Low Voltage Inverter Based Differential Amplifier for Low Power Switched Capacitor Applications	58
<i>D.N. Jagadish and M.S. Bhat</i>	
Tunable Active Biquad Filter in $\pm 0.9V$ 32 Nm CNFET	63
<i>S.K. Tripathi and Mohd. Samar Ansari</i>	
Design of a Low Complexity and Fast Hardware Architecture for Digital Image Watermarking in FWHT Domain on FPGA	68
<i>Sudip Ghosh, Arijit Biswas, Santi P. Maity, and Hafizur Rahaman</i>	
Multilevel Homogeneous Detection Analyzer for Medical Diagnostic Application in Digital Microfluidic Biochips	73
<i>Pranab Roy, Tamosa Chakraborty, Hafizur Rahaman, and Parthasarathi Dasgupta</i>	
Low Voltage CMOS Active Inductor with Bandwidth and Linearity Improvement	79
<i>Priya Meharde, Vandana Niranjana, and Ashwini Kumar</i>	
Efficient Dual Band RF Energy Harvesting Front End for Ultra Low Power Sensitive Passive Wearable Devices	84
<i>Pramod Kaddi, Nagaveni Vamsi, Anil Appala, Asudeb Dutta, Shiv Govind Singh, and Nagarjuna Nallam</i>	
Diagnosis of SMGF in ESOP Based Reversible Logic Circuit	89
<i>Bappaditya Mondal, Chandan Bandyopadhyay, Dipak Kumar Kole, Jimson Mathew, and Hafizur Rahaman</i>	
Impact of Line Resistance Variations on Crosstalk Delay and Noise in Multilayer Graphene Nano Ribbon Interconnects	94
<i>Manodipan Sahoo and Hafizur Rahaman</i>	
Joint Estimation of States and Parameters of a Reentry Ballistic Target Using Adaptive UKF	99
<i>Manasi Das, Aritro Dey, Smita Sadhu, and Tapan Kumar Ghoshal</i>	
A Multiple Input Multiple Output Switched Capacitor DC-DC Converter with Reduced Switch Count	104
<i>Chikku Abraham, R. Rakhee, and Babita Roslind Jose</i>	
MATLAB-Based GUI Development for Stochastic Noise Analysis of Tri-Axial Gyroscopes	109
<i>A. Divya Rao, Piyush Kumar, Neha Nain, and V.K. Agrawal</i>	
A New Dynamic Library Based IC Design Automation Methodology Using Functional Symmetry with NPN Class Representation Approach to Reduce NRE Costs and Time-to-Market	115
<i>Srinivas Sabbavarapu, Karunakar Reddy Basireddy, and Amit Acharyya</i>	

A Low Complexity Architecture for Online On-chip Detection and Identification of f-QRS Feature for Remote Personalized Health Care Applications	120
<i>Naresh Vemishetty, Arpit Jain, Aashish Amber, and Amit Acharyya</i>	
A Low-Complexity Onchip Real-Time Automated ECG Frame Identification Methodology Targeting Remote Health Care	125
<i>Krishna Bharadwaj Chivukula, Naresh Vemishetty, Agathya Jagirdar, and Amit Acharyya</i>	
Integration of LwIP Stack over Intel(R) DPDK for High Throughput Packet Delivery to Applications	130
<i>R. Rajesh, Kannan Babu Ramia, and Muralidhar Kulkarni</i>	
Effect of Constant One and Zero, Shared and Non-decomposed Nodes on Runtime and Graph Size of the Shannon Factor Graph (SFG)	135
<i>Basireddy Karunakar Reddy, Srinivas Sabbavarapu, and Amit Acharyya</i>	
System Architecture for Smart Ubiquitous Health Monitoring System with Area Optimization in Multiple On-chip Radios Scenario	140
<i>M.P.R. Sai Kiran, Y. Siva Krishna, P. Rajalakshmi, and Amit Acharyya</i>	
A Resolution Independent 2-Bits-per-Cycle SAR ADC	145
<i>Anish Morakhia, Sridhar Gunnam, Preejit Prakash, Sneha Kudli, and Tonse Laxminidhi</i>	
An Improved Multi-band Speech Enhancement Utilizing Masking Properties of Human Hearing System	150
<i>Navneet Upadhyay</i>	
Power-Aware Automated Pipelining of Combinational Circuits	156
<i>Priyanka Talukdar</i>	
CA Based Scalable Protocol Processor for Chip Multiprocessors	161
<i>Mamata Dalui and Biplab K. Sikdar</i>	
Design of Fault Tolerant Universal Logic in QCA	166
<i>Bibhash Sen, Rijoy Mukherjee, Rajdeep Kumar Nath, and Biplab K. Sikdar</i>	
Hardware Implementation and Testing of Log-MAPP Decoder Based on Novel Un-grouped Sliding-Window Technique	171
<i>Rahul Shrestha and Roy Paily</i>	
Power Aware Fault Tolerance in Wireless Networks with Heterogeneous Nodes	176
<i>Shrutika Joshi and A. Srinivas</i>	
Synthesis of Symmetric Boolean Functions Using a Three-Stage Network	182
<i>Arighna Deb, Debesh K. Das, and Bhargab B. Bhattacharya</i>	
VLSI Implementation of Low Power Multiple Single Input Change (MSIC) Test Pattern Generation for BIST Scheme	187
<i>C. Vasanthanayaki, A. Azhagu Jaisudhan Pazhani, and Jincy Johnson</i>	
Impact of Channel Doping and Gate Length on Small Signal Behaviour of Gate Electrode Workfunction Engineered Silicon Nanowire MOSFET at THz Frequency	192
<i>Neha Gupta, Ajay Kumar, and Rishu Chaujar</i>	
Possibilistic Fuzzy c-Means Clustering Algorithm for Partial Discharge Pattern Recognition Using NLPCA Method	197
<i>S. Sumathi, S. Madhu, and H.A. Vidya</i>	

Design of Mechanical Sensing System Based on Nano BaTiO ₃ Embedded in Biopolymer Electret	199
<i>S. Murugan, D. Karthikesan, S. Sellathurai, E. Praveen, and K. Jayakumar</i>	
Automated Physical Verification of I/O Pads in Full-Custom Environment	203
<i>Rajesh Mangalore Anand, Soujanya Ravula, M.A. Kalpashree, and Soumya Satavisa</i>	
Electronically Tunable Resistor-less Universal Filter in $\pm 0.5V$ 32nm CNFET	206
<i>Jyoti Sharma, Mohd. Samar Ansari, and Jankiballabh Sharma</i>	
FPGA Implementation of Pipelined Blowfish Algorithm	208
<i>Swagata Roy Chatterjee, Soham Majumder, Bodhisatta Pramanik, and Mohuya Chakraborty</i>	
Method to Determine Contrariety between Architectures Containing Stratified Memory Mapped Register Sets	210
<i>Vasant Easwaran, Nagendra Gulur, Sushaanth Srirangapathi, Mihir Mody, Rahul Gulati, Prashant Karandikar, and Prithvi Shankar</i>	
A Survey—Super Resolution Techniques for Multiple, Single, and Stereo Images	215
<i>Chandra Shaker Balure and M. Ramesh Kini</i>	
Emotion Recognition through Speech Signal for Human-Computer Interaction	217
<i>S. Lalitha, Sahruday Patnaik, T.H. Arvind, Vivek Madhusudhan, and Shikha Tripathi</i>	
A Low Power 8-Bit Asynchronous SAR ADC Design Using Charge Scaling DAC	219
<i>Anush Bekal, Manish Goswami, B.R. Singh, and D. Pal</i>	
A New Design of an N-Bit Reversible Arithmetic Logic Unit	224
<i>Subhankar Pal, Chetan Vudadha, P. Sai Phaneendra, Sreehari Veeramachaneni, and Srinivas Mandalika</i>	
Implementation of Area Efficient Hybrid MBIST for Memory Clusters in Asynchronous SoC	226
<i>Yasha Jyothi M. Shirur, H.R. Lakshmi, and Veena S. Chakravarthi</i>	
Fixed Range Block Segmentation and Classification for Fractal Image Compression of Satellite Imageries	228
<i>S.V. Veenadevi and A.G. Ananth</i>	
Author Index	232