

2015 NASA/ESA Conference on Adaptive Hardware and Systems

(AHS 2015)

**Montreal, Quebec, Canada
15-18 June 2015**



IEEE Catalog Number: CFP1563A-POD
ISBN: 978-1-4673-7502-3

TABLE OF CONTENTS

Read Back Scrubbing for SRAM FPGAs in a Data Processing Unit for Space Instruments	1
<i>H. Michel, A. Belger, T. Lange, B. Fiethe, H. Michalik</i>	
Scientific Computing and Fault Mitigation on FPGA Aboard the Solar Orbiter PHI Instrument	9
<i>J. Carrascosa, B. Del Moral, J. Mas, M. Balaguer, A. Jimenez, J. Iniesta</i>	
Towards a Generic and Adaptive System-on-Chip Controller for Space Exploration Instrumentation	17
<i>X. Iturbe, D. Keymeulen, P. Yiu, D. Berisford, K. Hand, R. Carlson, E. Ozer</i>	
A Multicellular Architecture towards Low-Cost Satellite Reliability	25
<i>A. Erlank, C. Bridges</i>	
Adapting the SpaceCube v2.0 Data Processing System for Mission-Unique Application Requirements	33
<i>D. Petrick, N. Gill, M. Hassouneh, R. Stone, L. Winternitz, L. Thomas, M. Davis, P. Sparacino, T. Flatley</i>	
Augmented Reality for Robots: Virtual Sensing Technology Applied to a Swarm of E-Pucks	41
<i>A. Reina, M. Salvaro, G. Francesca</i>	
Adaptive Fault Tolerance through Invasive Computing	47
<i>M. Witterauf, A. Tanase, J. Teich, V. Lari, A. Zwinkau, G. Snelting</i>	
Fault-tolerant Communication in Invasive Networks on Chip	55
<i>J. Heisswolf, A. Weichslgartner, A. Zaib, S. Friederich, L. Masing, C. Stein, M. Duden, R. Klopfer, J. Teich, T. Wild, A. Herkersdorf, J. Becker</i>	
A Co-Design Approach for Fault-Tolerant Loop Execution on Coarse-Grained Reconfigurable Arrays	63
<i>V. Lari, A. Tanase, J. Teich, M. Witterauf, F. Khosravi, F. Hannig, B. Meyer</i>	
Redundancy Evaluation Process of Processor Components for Permanent Fault Compensation	71
<i>T. Koal, H. Vierhaus</i>	
Reliability of Space-Grade vs. COTS SRAM-Based FPGA in N-Modular Redundancy	77
<i>R. Glein, F. Rittner, A. Becher, D. Ziener</i>	
Energy Efficient Frame-level Redundancy Scrubbing Technique for SRAM-Based FPGAs	85
<i>J. Tonfat, F. Kastensmidt, R. Reis</i>	
Holographic Scrubbing Technique for a Programmable Gate Array	93
<i>M. Watanabe, T. Fujimori</i>	
Advanced Sensor Fault Detection and Isolation for Electro-Mechanical Flight Actuators	98
<i>D. Ossmann, F. Van Der Linden</i>	
Bayesian Network-Based Framework for the Design of Reconfigurable Health Management Monitors	106
<i>S. Zermani, C. Dezan, R. Euler, J.-P. Diguet</i>	
Time-Redundancy Transformations for Adaptive Fault-Tolerant Circuits	114
<i>D. Burlyaev, P. Fradet, A. Girault</i>	
Adaptive Reconfigurable Voting for Enhanced Reliability in Medium-Grained Fault Tolerant Architectures	122
<i>F. Veljkovic, T. Riesgo, E. De La Torre</i>	
Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration	130
<i>D. Blouin, G. Ochoa-Ruiz, Y. Eustache, J.-P. Diguet</i>	
Mapping Applications on Two-Level Configurable Hardware	138
<i>H. Khanzadi, Y. Savaria, J. David</i>	
Designing Customized Microprocessors for Fixed-Point Computation	146
<i>S. Vakili, J. Langlois, G. Bois</i>	
Mapping Adaptive Hardware Systems With Partial Reconfiguration Using CoPR for Zynq	147
<i>K. Vipin, S. Fahmy</i>	
A Dynamic Partial Reconfiguration Design for Camera Systems	155
<i>J. Khalifat, A. Ebrahim, A. Adetomi, T. Arslan</i>	
An Efficient MIMO-OFDM Radix-2 Single-Path Delay Feedback FFT Implementation on FPGA	162
<i>M. Dali, R. Gibson, A. Amira, A. Guessoum, N. Ramzan</i>	
Adaptive Mechanisms for Component-Based Real-Time Systems	169
<i>G. Buttazzo, L. Santinelli</i>	
Addressing Processor Back-End Issues With RCU's	177
<i>A. Tino, K. Raahemifar</i>	
Self-Scaling Evolution of Analog Computation Circuits with Digital Accuracy Refinement	185
<i>S. Pyle, V. Thangavel, S. Williams, R. Demara</i>	
Trading Off Power and Fault-Tolerance in Real-Time Embedded Systems	193
<i>J. Panerati, G. Beltrame</i>	

Mitigation of Variations in Environmental Conditions by SoPC Architecture Adaptation	201
<i>V. Dumitriu, L. Kirischian, V. Kirischian</i>	
In-Flight Reconfigurable FPGA-Based Space Systems	209
<i>N. Montealegre, D. Merodio, A. Fernandez, P. Armbruster</i>	
Microarchitectural Optimization by Means of Reconfigurable and Evolvable Cache Mappings	217
<i>N. Ho, A. Ahmed, P. Kaufmann, M. Platzner</i>	
Author Index	