

# **2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS 2015)**

**Montevideo, Uruguay  
24-27 February 2015**



**IEEE Catalog Number: CFP15LAS-POD  
ISBN: 978-1-4799-8333-9**

# TABLE OF CONTENTS

<b>EFFICIENT EMULATION OF QUANTUM CIRCUITS ON CLASSICAL HARDWARE</b> .....	1
<i>Conceicao, Calebe ; Reis, Ricardo</i>	
<b>BLACK HOLE ALGORITHM FOR NON-TECHNICAL LOSSES CHARACTERIZATION</b> .....	5
<i>Rodrigues, D. ; Oba Ramos, C.C. ; Nunes de Souza, A. ; Papa, J.P.</i>	
<b>REALIZATION OF 4D LADDER STRUCTURED DIGITAL FILTERS</b> .....	9
<i>Kousoulis, M.T. ; Antoniou, G.E.</i>	
<b>TECHNIQUES FOR SQUARE ELT SIMULATION: A COMPARATIVE STUDY</b> .....	13
<i>Ilha Vaz, P. ; Wiltgen, A. ; Wirth, G.I.</i>	
<b>AN FPGA-BASED TIME-DOMAIN FREQUENCY SHIFTER WITH APPLICATION TO LTE AND LTE-A SYSTEMS</b> .....	17
<i>Figueiredo, F.A.P. ; Mathilde, F.S. ; Figueiredo, F.L. ; Cardoso, F.A.C.M.</i>	
<b>A BASIC METHOD FOR THE DESIGN OF AN OSCILLATOR USING AN ELECTROMECHANICAL RESONATOR</b> .....	21
<i>Altamar, David ; Martinez, Jorge ; Toro, William ; Pardo, Mauricio</i>	
<b>EVALUATION OF THE CLUSTERING OF VIDEO FRAMES USING RANK AND HISTOGRAM METHODS WITH EUCLIDEAN AND CITY BLOCK DISTANCE MEASUREMENT FOR DIFFERENT LEVELS OF THRESHOLD</b> .....	25
<i>Galarza Zambrano, E. ; Guil Mata, N. ; Ramos Cozar, J.</i>	
<b>INFLUENCE OF CASCADE AND SIMPLE CURRENT MIRRORS IN INNER PRODUCT IMPLEMENTATIONS FOR CMOS IMAGERS</b> .....	29
<i>Oliveira, F.D.V.R. ; Gomes, J.G.R.C. ; Petraglia, A.</i>	
<b>A CHARGE TRANSFER-BASED HIGH PERFORMANCE, ULTRA-LOW POWER PLL CHARGE PUMP</b> .....	33
<i>Schober, Susan ; Choma, John</i>	
<b>MOTION CAPTURE SENSOR TO MONITOR MOVEMENT PATTERNS IN ANIMAL MODELS OF DISEASE</b> .....	37
<i>Hoflinger, F. ; Zhang, R. ; Volk, T. ; Garea-Rodriguez, E. ; Yousaf, A. ; Schlumbohm, C. ; Kriegstein, K. ; Reindl, L.M.</i>	
<b>A STUDY TO IMPLEMENT A BRAIN-COMPUTER INTERFACE (BCI) BASED ON SENSORIMOTOR RHYTHMS</b> .....	41
<i>Schimitz Dos Santos, I. ; Spindola, M.M.</i>	
<b>PARTIAL TRIPPLICATION OF A SPARC-V8 MICROPROCESSOR USING FAULT INJECTION</b> .....	45
<i>Bottoni, Cyril ; Coeffic, Benjamin ; Daveau, Jean-Marc ; Naviner, Lirida ; Roche, Philippe</i>	
<b>HARDWARE IMPLEMENTATION OF A SINGLE-CYCLE ONE-DIMENSIONAL MEDIAN FILTER</b> .....	49
<i>Veiga, Alejandro L. ; Grunfeld, Christan M.</i>	
<b>A COMPUTER-AIDED APPROACH FOR VOLTAGE REFERENCE CIRCUIT DESIGN</b> .....	53
<i>Olivera, Fabian ; Petraglia, Antonio</i>	
<b>INFLUENCE OF SUPPLIES ON FAST TRANSIENT BURST TEST IN MICROCONTROLLERS</b> .....	57
<i>Bacher, Yann ; Gori, Cesar ; Froidevaux, Nicolas ; Dupre, Philippe ; Braquet, Henri ; Jacquemod, Gilles</i>	
<b>TSV PROTECTION: TOWARDS SECURE 3D-MPSOC</b> .....	61
<i>Sepulveda, J. ; Gogniat, G. ; Florez, D. ; Diquet, J.-P. ; Pires, R. ; Strum, M.</i>	
<b>A DESIGN METHODOLOGY USING FLIP-FLOPS CONTROLLED BY PVT VARIATION DETECTION</b> .....	65
<i>Giron-Allende, Alexandro ; Avendano, Victor ; Martinez-Guerrero, Esteban</i>	
<b>NANOSCALE FINFET GLOBAL PARAMETER EXTRACTION FOR THE BSIM-CMG MODEL</b> .....	69
<i>Leonhardt, Alessandra ; Ferreira, Luiz Fernando ; Bampi, Sergio</i>	
<b>DYNAMIC RESOURCE ALLOCATION IN LTE SYSTEMS USING AN ALGORITHM BASED ON PARTICLE SWARM OPTIMIZATION AND BMW NETWORK TRAFFIC MODELING</b> .....	73
<i>Vieira, Flavio H.T. ; Goncalves, Bruno H.P. ; Rocha, Flavio G.C. ; Lee, Luan L. ; Ferreira, Marcus V.G.</i>	
<b>FURTHER INVESTIGATION ON FROBENIUS SPECTRUM FOR DOA ESTIMATION</b> .....	77
<i>Kunzler, J. ; Lemos, R. ; Burgos, D. ; Machado, P. ; de Deus, G. ; Silva, H. ; Ferreira, Y.</i>	
<b>DEDICATED HARDWARE FOR FFT BASED FAST ACQUISITION OF GNSS SIGNALS</b> .....	81
<i>Leibovich, Pablo E. ; Diaz, Juan G. ; Garcia, Javier G. ; Roncagliolo, Pedro A.</i>	
<b>A COMPARATIVE ANALYSIS OF INCLUSION OF PMUS IN THE POWER SYSTEM STATE ESTIMATOR</b> .....	85
<i>Yucra, M. ; Schmidt, F. ; de Almeida, M.C.</i>	

<b>IMAGE FILTERING IN A CMOS ANALOG CNN</b> .....	89
<i>Souza de Andrade, F. ; Oliveira Da Guarda Souza, Y. ; Pinto Santana, E. ; Araujo Cunha, A.I.</i>	
<b>MULTIMODE 2.4 GHZ CMOS POWER AMPLIFIER WITH GAIN CONTROL FOR EFFICIENCY ENHANCEMENT AT POWER BACKOFF</b> .....	93
<i>Santos, E.L. ; Leite, B. ; Mariano, A.</i>	
<b>A 0.55-V 1-GHZ FREQUENCY SYNTHESIZER PLL FOR ULTRA-LOW-VOLTAGE ULTRA-LOW-POWER APPLICATIONS</b> .....	97
<i>Abdelfattah, Omar ; Shih, Ishiang ; Roberts, Gordon ; Shih, Yi-Chi</i>	
<b>REDUCING THE SIGNAL ELECTROMIGRATION EFFECTS ON DIFFERENT LOGIC GATES BY CELL LAYOUT OPTIMIZATION</b> .....	101
<i>Posser, G. ; de Paris, L. ; Mishra, V. ; Jain, P. ; Reis, R. ; Sapatnekar, S.S.</i>	
<b>NOVEL TWO-STAGE COMB DECIMATOR WITH IMPROVED FREQUENCY CHARACTERISTIC</b> .....	105
<i>Salgado, Gerardo Molina ; Dolecek, Gordana Jovanovic ; de la Rosa, Jose M.</i>	
<b>AN APPROACH TO THE DESIGN OF LOW-JITTER DIFFERENTIAL CLOCK RECOVERY CIRCUITS FOR HIGH PERFORMANCE ADCS</b> .....	109
<i>Nunez, Juan ; Gines, Antonio J. ; Peralias, Eduardo J. ; Rueda, Adoracion</i>	
<b>DESIGN OF AN INTEGRATED SAMPLING AND CONVERSION SYSTEM FOR ENERGY METERS</b> .....	113
<i>Cotrim, E.D.C. ; Ferreira, L.H.C. ; Pimenta, T.C.</i>	
<b>A STUDY ON BUFFER DISTRIBUTION FOR RRAM-BASED FPGA ROUTING STRUCTURES</b> .....	117
<i>Omam, Somayyeh Rahimian ; Tang, Xifan ; Gaillardon, Pierre-Emmanuel ; De Micheli, Giovanni</i>	
<b>ON THE DESIGN OF INCREMENTAL DATA CONVERTERS WITH EXTENDED RANGE</b> .....	121
<i>Baghbanmanesh, M. ; Maloberti, F.</i>	
<b>ROBUST SMARTPHONE-BASED HUMAN ACTIVITY RECOGNITION USING A TRI-AXIAL ACCELEROMETER</b> .....	125
<i>Torres-Huitzil, C. ; Nuno-Maganda, M.</i>	
<b>DEVELOPMENT OF A COMPACT MODEL FOR TUNNEL FETS DESIGNED FOR CIRCUIT SIMULATION</b> .....	129
<i>Schmidt, Matthias ; Galup-Montoro, Carlos</i>	
<b>PATHOLOGY GRADING IN RETINA DIGITAL IMAGES USING STUDENT-ADJUSTED EMPIRICAL MODE DECOMPOSITION AND POWER LAW STATISTICS</b> .....	133
<i>Lahmiri, S. ; Boukadoum, M.</i>	
<b>FPGA IMPLEMENTATION OF THE CCSDS-123.0-B-1 LOSSLESS HYPERSPECTRAL IMAGE COMPRESSION ALGORITHM PREDICTION STAGE</b> .....	137
<i>Lopez, G. ; Napoli, E. ; Strollo, A.G.M.</i>	
<b>SIGNAL ENHANCEMENT FOR GUNSHOT DOA ESTIMATION WITH MEDIAN FILTERS</b> .....	141
<i>Borzino, A.M.C.R. ; Apolinario, J.A. ; de Campos, M.L.R. ; Biscainho, L.W.P.</i>	
<b>ALCHEMY: AN MSP430-BASED RECONFIGURABLE PROCESSOR ARCHITECTURE</b> .....	145
<i>Souza Oliveira, C. ; da Silva, D.C.</i>	
<b>A NOVEL ASYNCHRONOUS INTERFACE WITH PAUSIBLE CLOCK FOR PARTITIONED SYNCHRONOUS MODULES</b> .....	149
<i>Oliveira, Duarte L. ; Curtinhas, Tiago ; Faria, Lester A. ; Romano, Leonardo</i>	
<b>SWITCHED RELUCTANCE MACHINE FUZZY MODELING APPLIED ON A MRAC SCHEME</b> .....	153
<i>Matute, A. ; Viola, J. ; Restrepo, J. ; Aller, J.M. ; Quizhpi, F.</i>	
<b>RESONANT FREQUENCY CALCULATION OF SQUARE DIAPHRAGMS: A COMPARISON</b> .....	157
<i>Manwar, R. ; Arjunan, L. ; Ahmadi, M. ; Chowdhury, S.</i>	
<b>A DIGITALLY CONTROLLED OSCILLATOR FOR FINE-GRAINED LOCAL CLOCK GENERATORS IN MPSOCS</b> .....	161
<i>Heck, G. ; Heck, L.S. ; Moreira, M.T. ; Moraes, F.G. ; Calazans, N.L.V.</i>	
<b>SIMULATION OF MEMS ENERGY HARVESTING GENERATORS BASED ON BENNET'S DOUBLER</b> .....	165
<i>de Queiroz, A.C.M. ; Macedo De Oliveira Filho, L.C.</i>	
<b>HARDWARE ARCHITECTURE OF THE EKF PREDICTION STAGE APPLIED TO MOBILE ROBOT LOCALIZATION</b> .....	169
<i>Contreras, L. ; Cruz, S. ; Motta, J.M.S.T. ; Llanos, C.H.</i>	
<b>AREA-ORIENTED ITERATIVE METHOD FOR DESIGN SPACE EXPLORATION WITH HIGH-LEVEL SYNTHESIS</b> .....	173
<i>Santiago da Silva, J. ; Bampi, S.</i>	
<b>A FAST PRUNING TECHNIQUE FOR LOW-POWER INEXACT CIRCUIT DESIGN</b> .....	177
<i>Broc, Johan ; Gaillardon, Pierre-Emmanuel ; Amaru, Luca ; Murillo, Jaume Joven ; Palem, Krishna ; De Micheli, Giovanni</i>	

<b>EVALUATING SEU FAULT-INJECTION ON PARALLEL APPLICATIONS IMPLEMENTED ON MULTICORE PROCESSORS</b> .....	181
<i>Vargas, V. ; Ramos, P. ; Velazco, R. ; Mehaut, J.-F. ; Zergainoh, N.-E.</i>	
<b>RESISTORLESS SWITCHED-CAPACITOR CURRENT REFERENCE BASED ON THE MOSFET ZTC CONDITION</b> .....	185
<i>Toledo, Pedro ; Klimach, Hamilton ; Cordova, David ; Bampi, Sergio ; Fabris, Eric</i>	
<b>A CMOS LOW NOISE TRANSCONDUCTANCE AMPLIFIER FOR 1–6 GHZ BANDS</b> .....	189
<i>Cordova, David ; Fabris, Eric ; Bampi, Sergio</i>	
<b>ON THE FUNCTIONAL TEST OF THE CACHE COHERENCY LOGIC IN MULTI-CORE SYSTEMS</b> .....	193
<i>Perez Aclé, J. ; Cantoro, R. ; Sanchez, E. ; Sonza Reorda, M.</i>	
<b>OVERHEAD FOR INDEPENDENT NET APPROACH FOR GLOBAL ROUTING</b> .....	197
<i>Tumelero, Diego ; Bontorin, Guilherme ; Reis, Ricardo</i>	
<b>S-GMOF: A GRADIENT-BASED COMPLEXITY REDUCTION ALGORITHM FOR DEPTH-MAPS INTRA PREDICTION ON 3D-HEVC</b> .....	201
<i>Sanchez, G. ; Saldanha, M. ; Zatt, B. ; Porto, M. ; Agostini, L.</i>	
<b>HIGH STABILITY VOLTAGE CONTROLLED CURRENT SOURCE FOR CERVICAL CANCER DETECTION USING ELECTRICAL IMPEDANCE SPECTROSCOPY</b> .....	205
<i>Palacio, J.A.A. ; Maria Van Noije, W.A.</i>	
<b>A THIRD-ORDER 1 MHZ CONTINUOUS-TIME SIGMA-DELTA MODULATOR IN A 130 NM CMOS PROCESS</b> .....	209
<i>de Aguirre, Paulo Cesar C. ; Klimach, Hamilton D. ; Susin, Altamiro A.</i>	
<b>TOWARDS REVERSIBLE QCA COMPUTERS: REVERSIBLE GATES AND ALU</b> .....	213
<i>Chaves, J.F. ; Silva, D.S. ; Camargos, V.V. ; Vilela Neto, O.P.</i>	
<b>UNCONVENTIONAL SIGNAL PROCESSING ARCHITECTURE FOR RECONFIGURABLE ON-CHIP COMMUNICATION SYSTEMS</b> .....	217
<i>Vazquez-Avila, J.L. ; Sandoval-Arechiga, R. ; Gea-García, B.I. ; Parra-Michel, R. ; Mario-Siller</i>	
<b>MODELING THE IMPACT OF HEAVY ION ON FDSOI NANOCMOS</b> .....	221
<i>Bartra, Walter Calienes ; Reis, Ricardo ; Vladimirescu, Andrei</i>	
<b>BAT-HERMES: A TRANSITION-SIGNALING BUNDLED-DATA NOC ROUTER</b> .....	225
<i>Gibiluka, Matheus ; Moreira, Matheus Trevisan ; Moraes, Fernando Gehm ; Calazans, Ney Laert Vilar</i>	
<b>HIGH SLEW-RATE OTA WITH LOW QUIESCENT CURRENT BASED ON NON-LINEAR CURRENT MIRROR</b> .....	229
<i>Perez-Nicoli, Pablo ; Veirano, Francisco ; Lisboa, Pablo Castro ; Silveira, Fernando</i>	
<b>REAL TIME IMAGE COMPRESSION FOR EYE TRACKING APPLICATIONS</b> .....	233
<i>Amiel, F. ; Barry, B. ; Trocan, M. ; Swynghedauw, M.</i>	
<b>S-PLANE BODE PLOTS - IDENTIFYING POLES AND ZEROS IN A CIRCUIT TRANSFER FUNCTION</b> .....	237
<i>Hashemian, Reza</i>	
<b>CONFIGURABLE LOW NOISE READOUT FRONT-END FOR GASEOUS DETECTORS IN 130NM CMOS TECHNOLOGY</b> .....	241
<i>Hernandez, H. ; Van Noije, W. ; Munhoz, M.</i>	
<b>ASIC DESIGN AND PROTOTYPING FOR EDUCATION AND INNOVATION WITH A LOOK ON LATIN AMERICA</b> .....	245
<i>Swart, J.W. ; Das, C.</i>	
<b>THRESHOLD VOLTAGE EXTRACTION CIRCUIT FOR LOW VOLTAGE CMOS DESIGN USING BASIC LONG-CHANNEL MOSFET</b> .....	249
<i>Toledo, Luis Eduardo ; Petrashin, Pablo Antonio ; Lancioni, Walter Jose ; Vazquez, Carlos Daniel</i>	
<b>DESIGN OF FILTERBANKS USING A FAST OPTIMIZATION APPROACH</b> .....	253
<i>Moazzen, Iman ; Agathoklis, Panajotis</i>	
<b>SINGLE FREQUENCY ELECTRICAL IMPEDANCE TOMOGRAPHY SYSTEM WITH OFFLINE RECONSTRUCTION ALGORITHM</b> .....	257
<i>Moro, L.C. ; Porto, R.W.</i>	
<b>ANALYSIS OF TWO FAULT LOCATORS CONSIDERING OPERATION VARIATIONS OF THE POWER DISTRIBUTION SYSTEMS</b> .....	261
<i>Ramirez-Ramirez, J. ; Perez-Londono, S. ; Mora-Florez, J.</i>	
<b>MOS-ONLY M-2M DAC FOR ULTRA-LOW VOLTAGE APPLICATIONS</b> .....	265
<i>Sperotto, I. ; Klimach, H. ; Bampi, S.</i>	
<b>A COMPARISON BETWEEN RS+TCM AND LDPC FOR G.FAST CHANNEL CODING</b> .....	269
<i>Takeda, M. ; Smith, F. ; Klautau, A.</i>	

<b>HARDWARE DESIGN OF FAST HEVC 2-D IDCT TARGETING REAL-TIME UHD 4K APPLICATIONS</b> .....	274
<i>Conceicao, R. ; Araujo, A. ; Porto, M. ; Zatt, B. ; Agostini, L.</i>	
<b>DESIGN AND CONSTRUCTION OF A PROTOTYPE SYSTEM FOR GAIT ANALYSIS FOR RESEARCH IN SUBJECTS WITH BALANCE PROBLEMS</b> .....	278
<i>Anza, L.E. ; Ferreira, E.D. ; Suarez, H.E.</i>	
<b>FAULT LOCATION METHOD BASED ON TWO END MEASUREMENTS AT THE POWER DISTRIBUTION SYSTEM</b> .....	282
<i>Ramirez-Ramirez, J. ; Mora-Florez, J. ; Grajales-Espinal, C.</i>	
<b>DESIGN OF CMOS CURRENT-MODE MULTIPLIER-DIVIDER CIRCUIT FOR TYPE-2 FLC APPLICATIONS</b> .....	286
<i>dos Santos, Rodrigo Bispo ; Rizol, Paloma M.S.Rocha ; Mesquita, Leonardo</i>	
<b>DYNAMICALLY RECONFIGURABLE NOC USING A DEADLOCK-FREE FLEXIBLE ROUTING ALGORITHM WITH A LOW HARDWARE IMPLEMENTATION COST</b> .....	290
<i>Castillo, Ernesto Villegas ; Chau, Wang Jiang ; Miorandi, Gabriele ; Bertozzi, Davide</i>	
<b>A MULTI-STANDARD INTERPOLATION FILTER FOR MOTION COMPENSATED PREDICTION ON HIGH DEFINITION VIDEOS</b> .....	294
<i>Maich, Henrique ; Paim, Guilherme ; Afonso, Vladimir ; Agostini, Luciano ; Zatt, Bruno ; Porto, Marcelo</i>	
<b>HARDWARE IMPLEMENTATION OF A FPGA-BASED UNIVERSAL LINK FOR LVDS COMMUNICATIONS</b> .....	298
<i>Sanchez, Luis ; Patino, Giancarlo ; Murray, Victor ; Lyke, James</i>	
<b>AN RRAM-BASED OSCILLATORY NEURAL NETWORK</b> .....	302
<i>Jackson, T.C. ; Sharma, A.A. ; Bain, J.A. ; Weldon, J.A. ; Pileggi, L.</i>	
<b>ANALYSIS OF SOURCE SEPARATION ALGORITHMS IN INDUSTRIAL ACOUSTIC ENVIRONMENTS</b> .....	306
<i>Lozano, C. ; Gomez, A. ; Chacon-Rodriguez, A. ; Merchan, F. ; Julian, P.</i>	
<b>AUTOMATED R<sub>Dson</sub> CHARACTERIZATION FOR POWER MOSFETS</b> .....	310
<i>Escalona-Cruz, P.-J. ; Jimenez-Cedeno, M.A. ; Palomera-Garcia, R.</i>	
<b>2D AMPLITUDE-MODULATION FREQUENCY-MODULATION - BASED METHOD FOR MOTION ESTIMATION</b> .....	314
<i>Murray, V. ; Rodriguez, P. ; Noriega, M. ; Dasso, A. ; Pattichis, M.S.</i>	
<b>ON SIMPLE COMB DECIMATION STRUCTURE BASED ON CHEBYSHEV SHARPENING</b> .....	318
<i>Jimenez, Miriam Guadalupe Cruz ; Romero, David Ernesto Troncoso ; Dolecek, Gordana Jovanovic</i>	
<b>OPTIMAL LOCATION AND SIZING OF DISTRIBUTED GENERATORS USING A HYBRID METHODOLOGY AND CONSIDERING DIFFERENT TECHNOLOGIES</b> .....	322
<i>Grisales, L.F. ; Grajales, A. ; Montoya, O.D. ; Hincapie, R.A. ; Granada, M.</i>	
<b>OPTIMAL LOCATION OF RECLOSERS IN DISTRIBUTION SYSTEMS CONSIDERING RELIABILITY IN COMMUNICATION CHANNELS</b> .....	326
<i>Alzate, A. ; Montoya, O.D. ; Hincapie, R.A. ; Granada, M.</i>	
<b>TESTING FULLY DIFFERENTIAL AMPLIFIERS USING COMMON MODE FEEDBACK CIRCUIT: A CASE STUDY</b> .....	330
<i>Bender, Isis D. ; Cardoso, Guilherme S. ; de Oliveira, Arthur C. ; Severo, Lucas C. ; Girardi, Alessandro ; Balen, Tiago R.</i>	
<b>DESIGN OF AN IDM-BASED DETERMINANT COMPUTING UNIT FOR A 130NM LOW POWER CMOS ASIC ACOUSTIC LOCALIZATION PROCESSOR</b> .....	334
<i>Cerdas-Robles, R. ; Rodriguez, A. ; Chacon-Rodriguez, A. ; Julian, P.</i>	
<b>DIGITAL INTEGRATED CIRCUIT IMPLEMENTATION OF AN IDENTIFICATION STAGE FOR THE DETECTION OF ILLEGAL HUNTING AND LOGGING</b> .....	338
<i>Salazar-Garcia, C. ; Alfaro-Hidalgo, L. ; Carvajal-Delgado, M. ; Montero-Aragon, J. ; Castro-Gonzalez, R. ; Rodriguez, J.A. ; Chacon-Rodriguez, A. ; Alvarado-Moya, P.</i>	
<b>DESIGN OPTIMIZATION OF A CMOS RF DETECTOR</b> .....	342
<i>Barabino, N. ; Silveira, F.</i>	
<b>STEP DOWN DC/DC CONVERTER FOR MICRO-POWER MEDICAL APPLICATIONS</b> .....	346
<i>Miguez, M. ; Arnaud, A. ; Oliva, A. ; Julian, P.</i>	
<b>A SAFE MOSFET DRIVER FOR STIMULATION OF BIOLOGICAL TISSUE</b> .....	350
<i>Gak, J. ; Aruand, A. ; Mandolesi, P.S.</i>	
<b>AN ANALYTICAL TIMING-DRIVEN ALGORITHM FOR DETAILED PLACEMENT</b> .....	354
<i>Monteiro, Jucemar ; Flach, Guilherme ; Johann, Marcelo ; Guntzel, Jose L.A.</i>	
<b>A COMPLETE COMPACT MODEL FOR FLICKER NOISE IN MOS TRANSISTORS</b> .....	358
<i>Arnaud, A. ; Hoffmann, A.</i>	

<b>A LOW-NOISE FULLY DIFFERENTIAL RECYCLING FOLDED CASCODE NEURAL AMPLIFIER .....</b>	<b>362</b>
<i>Cerida, S. ; Raygada, E. ; Silva, C. ; Monge, M.</i>	
<b>MULTI-HOP COLLABORATIVE MIN-MAX LOCALIZATION.....</b>	<b>366</b>
<i>de Sa, A.O. ; Nedjah, N. ; de M Mourelle, L.</i>	
<b>SIGNAL PROCESSING FOR A STANDARD HARMONIC ANALYZER.....</b>	<b>370</b>
<i>Trigo, L. ; Slomovitz, D.</i>	
<b>Author Index</b>	