2015 25th International Conference on Field Programmable Logic and Applications (FPL 2015)

London, United Kingdom 2-4 September 2015



IEEE Catalog Number: ISBN:

CFP15623-POD 978-1-4673-8123-9

Conference Proceedings FPL 2015

PhD Forum Poster Session

Wednesday 2nd September 2015 (10:00 – 10:40)

Greedy Approach Based Heuristics for Partitioning SpMxV on FPGAs 1

Jiasen Huang, Weina Lu and Junyan Ren

Scheduling-Aware Interconnect Synthesis for FPGA-based Multi-Processor System-on-

Chip 3

Edoardo Fusella, Alessandro Cilardo and Antonino Mazzeo

Rapid Prototyping and Design Space Exploration Methodologies for Many-Accelerator

Systems 5

Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos and Dimitrios Soudris

Towards a Guided Design Flow for Heterogeneous Reconfigurable Architectures 7

Timm Bostelmann and Sergei Sawitzki

High-Level-Synthesis Extensions for Scalable Single-Chip Many-Accelerators on FPGAs 9

Dionysios Diamantopoulos, Sotirios Xydis, Kostas Siozios and Dimitrios Soudris

FPGA-based All-digital Software Defined Radio Receiver 11

André Prata, Arnaldo Oliveira and Nuno Carvalho

Over Effective Hard Real-Time Hardware Tasks Scheduling and Allocation 13

Zakarya Guettatfi, Omar Kermia and Abdelhakim Khouas

FPGA-based All-digital Transmitters 15

Rui Cordeiro, Arnaldo Oliveira and José Vieira

A framework for integrated monitoring of real-time embedded SoC 17

Giacomo Valente

Applications 1: Linear Algebra and Control Applications

Wednesday 2nd September 2015 (10:40 - 12:00)

Efficient assembly for high order unstructured FEM meshes 19

Pavel Burovskiy, Paul Grigoras, Spencer Sherwin and Wayne Luk

A Scalable FPGA Architecture for Nonnegative Least Squares Problems 25

Alric Althoff and Ryan Kastner

Towards Heterogeneous Solvers for Large-Scale Linear Systems 33

Stylianos Venieris, Grigorios Mingas and Christos-Savvas Bouganis

A Software Configurable Coprocessor-Based State-Space Controller 41

Aaron Mills, Pei Zhang, Sudhanshu Vyas, Joseph Zambreno and Phillip Jones

Architectures & Technology 1: Energy-efficient and Low-power Architectures

Wednesday 2nd September 2015 (10:40 - 12:00)

Automatic Generation of High Throughput Energy Efficient Streaming Architectures for Arbitrary Fixed Permutations 47

Ren Chen and Viktor Prasanna

Using Island-Style Bi-Directional Intra-CLB Routing in Low Power FPGAs 55 Oluseyi Ayorinde, He Qi, Yu Huang and Ben Calhoun

Energy Optimization of FPGA-Based Stream-Oriented Computing with Power Gating 62 Mohammad Hosseinabady and Jose Nunez-Yanez

Energy Efficient Partitioning of Dynamic Reconfigurable MRAM-FPGAs 68 Ali Ahari, Mojtaba Ebrahimi and Mehdi Tahoori

Design Methods & Tools 1: Parallelism and Logic Design

Wednesday 2nd September 2015 (10:40 – 12:00)

Automatic Support for Multi-Module Parallelism from Computational Patterns 74 Nithin George, HyoukJoong Lee, David Novo, Muhsen Owaida, David Andrews, Kunle Olukotun and Paolo Ienne

ParaLaR: A Parallel FPGA router based on Lagrangian Relaxation 82 Chin Hau Hoo, Akash Kumar and Yajun Ha

Fine-tuning CLB Placement to Speed up Reconfigurations in NVM-based FPGAs 88 Yuan Xue, Patrick Cronin, Chengmo Yang and Jingtong Hu

A Technology Mapper for Depth-Constrained FPGA Logic Cells 96

Zhenghong Jiang, Grace Zgheib, Colin Yu Lin, David Novo, Zhihong Huang, Liqun Yang, Haigang Yang and Paolo lenne

Poster Session on Applications

Wednesday 2nd September 2015 (15:00-15:40)

An FPGA Implementation of a Phylogenetic Tree Reconstruction Algorithm using an alternative Second-pass Optimization 104

Henry Block and Tsutomu Maruyama

Ultra Low Latency Dataflow Renderer 108

Sebastian Friston, Anthony Steed, Simon Tilbury and Georgi Gaydadjiev

Parallel Feature Extraction and Heterogeneous Object-Detection for Multi-Camera Driver Assistance Systems 112

Stefan Wonneberger, Peter Muehlfellner, Pedro Ceriotti, Thorsten Graf and Rolf Ernst

A Transport-Layer Network for Distributed FPGA Platforms 116

Sang-Woo Jun, Ming Liu, Shuotao Xu and Arvind Arvind

Generating FPGA Accelerators for Chemical Similarity Assessment 120 Nikolaos Alachiotis

rrBox: A Remote Dynamically Reconfigurable Network Processing Middlebox 124
Tze Hon Tan, Chia Yee Ooi and M. Nadzir Marsono

FPGA Based Nonlinear Support Vector Machine Training Using an Ensemble Learning. 128 Mudhar Bin Rabieah and Christos-Savvas Bouganis

DemoNight

Wednesday 2nd September 2015

AmBRAMs - An Analysis Tool, Method and Framework for Advanced Measurements 132
And Reliability Assessments on Modern Nanoscale FPGAs

Petr Pfeifer

7 MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2 133

Koichiro Masuyama, Yu Fujita, Hayate Okuhara and Hideharu Amano

Design and Simulation Tools for Embedded NoCs on FPGAs 134

Mohamed Abdelfattah, Andrew Bitar, Ange Yaghi and Vaughn Betz

NetFPGA - Rapid Prototyping of High Bandwidth Devices in Open Source 135

Noa Zilberman, Yury Audzevich, Georgina Kalogeridou, Neelakandan Manihatty-Bojan, Jingyun Zhang and Andrew W. Moore

Building a Distributed Key-value Store with FPGA-based Microservers 136

Zsolt Istvan, David Sidler and Gustavo Alonso

High-Level FPGA Logic Synthesis from .NET Programs for Software Developers 137

Zoltán Lehóczky, Richárd Tóth and Krisztián Somogyi

Hierarchical Library Based Power Estimator for Versatile FPGAs 138

Hao Liang, Wei Zhang, Sharad Sinha, Yi-Chung Chen and Hai Li

FPGA-based All-digital Software Defined Radio System Demonstration 139

Rui Cordeiro, André Prata, Arnaldo Oliveira, Nuno Carvalho and José Vieira

Poster Session on Architectures and Technology

Thursday3rd September 2015 (10:00-10:40)

Optimizing Energy Efficient Low-Swing Interconnect for Sub-threshold FPGAs 140 He Qi, Oluseyi Ayorinde, Yu Huang and Benton Calhoun

An Automated Technique to Generate Relocatable Partial Bitstreams for Xilinx FPGAs 144
Roel Oomen, Tuan Nguyen, Akash Kumar and Henk Corporaal

Pipelined and Customized NoC Router Architecture Design on FPGA 148 Qi Chen and Qiang Liu

Accurate Power Analysis for Near-Vt RRAM-based FPGA 152
Xifan Tang, Pierre-Emmanuel Gaillardon and Giovanni De Micheli

OpenCL Computing on FPGA Using Multiported Shared Memory 156 Tahsin Türker Mutlugün and Sheng-De Wang

Adaptive MRAM-Based CGRAs 160
Xiaobin Liu, Tedy Thomas, Alan Boguslawski and Russell Tessier

Reduction calculater in an FPGA based switching hub for high performance clusters 164
Takuya Kuhara, Chiharu Tsuruta, Toshihiro Hanawa and Hideharu Amano

Serial and Parallel Interleaved Modular Multipliers on FPGA Platform 168 Khalid Javeed, Xiaojun Wang and Mike Scott

Data Protection Using Recursive Inverse Function 172 Teng Xu, Hongxiang Gu and Miodrag Potkonjak

Applications 2: Computer Vision and Numerical Applications

Thursday 3rd September 2015 (10:40 – 12:00)

A Deep Convolutional Neural Network Based on Nested Residue Number System 176 Hiroki Nakahara and Tsutomu Sasao

Fast Hierarchical Implementation of Sequential Tree-reweighted Belief Propagation For Probabilistic Inference 182

Skand Hurkat, Jungwook Choi, Eriko Nurvitadhi, José Martínez and Rob Rutenbar

A Scalable Pipelined Architecture for Biomimetic Vision Sensors 190
Daniel Llamocca and Brian K. Dean

FPGA Implementation to Estimate the Number of Endmembers in Hyperspectral Images 196

Carlos Gonzalez, Sebastian Lopez, Daniel Mozos and Roberto Sarmiento

Architectures & Technology 2: Cryptography and Security Architectures

Thursday 3rd September 2015 (10:40 – 12:00)

Compact Dual Block AES core on FPGA for CCM Protocol 204

João Carlos Resende and Ricardo Chaves

Towards Efficient Discrete Gaussian Sampling for Lattice-Based Cryptography 212

Chaohui Du and Guoqiang Bai

An Efficient Many-Core Architecture for Elliptic Curve Cryptography Security

Assessment 218

Marco Indaco, Fabio Lauri, Andrea Miele and Pascal Trotta

High Speed ECC Implementation on FPGA over GF(2^m) 224

Zia Khan and Mohammed Benaissa

Design Methods & Tools 2: Accelerators and High-level Synthesis

Thursday 3rd September 2015 (10:40 - 12:00)

SPINE: From C Loop-Nests to Highly Efficient Accelerators using Algorithmic Species 230

Mark Wijtvliet, Shakith Fernando and Henk Corporaal

Optimised OpenCL Workgroup Synthesis for Hybrid ARM-FPGA Devices 236

Mohammad Hosseinabady and Jose Nunez-Yanez

CoRAM++: Supporting Data-Structure-Specific Memory Interfaces for FPGA Computing 242

Gabriel Weisz and James C. Hoe

Scavenger: Automating the Construction of Application-Optimized Memory

Hierarchies 250

Hsin-Jung Yang, Kermin Fleming, Michael Adler, Felix Winterstein and Joel Emer

Applications 3: Pattern-matching and Search Applications

Thursday 3rd September 2015 (14:00 - 15:00)

Power-efficient Range-match-based Packet Classification on FPGA 258

Yun Qu and Viktor Prasanna

A Variable Length Hash Method for Faster Short Read Mapping on FPGA 266

Yoko Sogabe and Tsutomu Maruyama

Hybrid Breadth-First Search on a Single-Chip FPGA-CPU Heterogeneous Platform 272

Yaman Umuroglu, Donn Morrison and Magnus Jahre

Architectures & Technology 3: Reconfigurable Computing and Architectures

Thursday 3rd September 2015 (14:00 – 15:00)

A Fully Pipelined Kernel Normalised Least Mean Squares Processor For Accelerated Parameter Optimisation 280

Nicholas J. Fraser, Duncan J.M. Moss, JunKyu Lee, Stephen Tridgell, Craig T. Jin and Philip H.W. Leong

An Efficient Reconfigurable Architecture by Characterizing Most Frequent Logic Functions 286

Iman Ahmadpour, Behnam Khaleghi and Hossein Asadi

Static hardware task placement on multi-context FPGA using hybrid genetic algorithm 292 Hao Liang, Sharad Sinha, Rakesh Warrier and Wei Zhang

Design Methods & Tools 3: Simulation and Emulation

Thursday 3rd September 2015 (14:00 – 15:00)

Domain-specific Optimisation for the High-level Synthesis of CellML-based Simulation Accelerators 300

Julian Oppermann, Andreas Koch, Ting Yu and Oliver Sinnen

Software-in-the-Loop Simulation of Embedded Control Applications based on Virtual Platforms 307

Stephan Werner, Leonard Masing, Fabian Lesniak and Juergen Becker

Ultra-Fast NoC Emulation on a Single FPGA 315

Thiem Van Chu, Shimpei Sato and Kenji Kise

Poster Session on Design Methods and Tools

Thursday 3rd September 2015 (15:00 – 15:40)

In-Field Vulnerability Analysis of Hardware-Accelerated Computer Vision Applications 323 Ioannis Chadjiminas, Christos Kyrkou, Christos Ttofis, Theocharis Theocharides and Maria K. Michael

A Rapid Prototyping Framework for Nano-Photonic Accelerators 327

Wolfgang Büter, Alberto Garcia-Ortiz, A, Ali, S, Mahmood, S. Arefin, V.V Parsi Sreenivas and R.B. Bergman

Fast FPGA System for Microarchitecture Optimization on Synthesizable Modern Processor Design 331

Libo Huang, Yongwen Wang, Qiang Dou, Chengyi Zhang, Caixia Sun and Chao Xu

An LZ77-Style Bit-Level Compression for Trace Data Compaction 335

Kai-Uwe Irrgang and Thomas B. Preußer

Mind The (Synthesis) Gap: Examining Where Academic FPGA Tools Lag Behind Industry 339 Eddie Hung

Wotan: A Tool for Rapid Evaluation of FPGA Architecture Routability Without Benchmarks 343

Oleg Petelin and Vaughn Betz

Temperature-triggered Behavioral IPs HW Trojan Detection Method with FPGAs 347 Xiaotong Li and Benjamin Carrion Schafer

Estimating Circuit Delays in FPGAs after Technology Mapping 351

Berg Severens, Elias Vansteenkiste, Karel Heyse and Dirk Stroobandt

Applications 4: High-level Synthesis and Optimisation

Thursday 3rd September 2015 (15:40 – 17:00)

From Low-architectural Expertise Up to High-throughput Non-binary LDPC Decoders: Optimization Guidelines using High-level Synthesis 355

Joao Andrade, Nithin George, Kimon Karras, David Novo, Vitor Silva, Paolo Ienne and Gabriel Falcao

A study of Data Partitioning on OpenCL-based FPGAs 363

Zeke WANG, Bingsheng HE and Wei ZHANG

Limits of FPGA Acceleration of 3D Green's Function Computation for Geophysical Applications 371

Nachiket Kapre, Selvakumar Jayakrishnan, Parjanya Gupta, Sagar Masuti and Sylvain Barbot

Recursive Pipelined Genetic Propagation for Bilevel Optimisation 379

Shengjia Shao, Liucheng Guo, Ce Guo, Thomas C.P. Chau, David B. Thomas, Wayne Luk and Stephen Weston

Architectures & Technology 4: Architectures and Synthesis

Thursday 3rd September 2015 (15:40 – 17:00)

Synthesizable FPGA Fabrics Targetable by the Verilog-to-Routing (VTR) CAD Flow 385
Jin Hee Kim and Jason Anderson

Hoplite: Building Austere Overlay NoCs for FPGAs 393

Nachiket Kapre and Jan Gray

Variable-Latency Signed Addition on FPGAs 401

Alessandro Cilardo

Inter-Procedural Resource Sharing in High Level Synthesis through Function Proxies 407

Marco Minutoli, Vito Giovanni Castellana, Antonino Tumeo and Fabrizio Ferrandi

Design Methods & Tools 4: Hybrid FPGA-based Systems

Thursday 3rd September 2015 (15:40 – 17:00)

Enabling Seamless Execution on Hybrid CPU/FPGA Systems: Challenges & Directions 415
Meena Belwal, Madhura Purnaprajna and Sudarshan TSB

Hybrid FPGA debug approach 423

Zdravko Panjkov, Andreas Wasserbauer, Timm Ostermann and Richard Hagelauer

PushPush: Seamless Integration of Hardware and Software Objects Via Function Calls over AXI 431

Shane Fleming, Ivan Beretta, David Thomas, George Constantinides and Dan Ghica

Poster Session on Self-Aware and Adaptive Systems

Friday 4th September 2015 (10:00 – 10:40)

A Run Time Interpretation Approach For Creating Custom Accelerators 439 Sen Ma, Zeyad Aklah and David Andrews

Data-Triggered Breakpoint for In-Circuit Debug without Re-implementation 443 Yutaka Tamiya, Yoshinori Tomita, Toshiyuki Ichiba and Kaoru Kawamura

Characterisation of Feasibility Regions in FPGAs under Adaptive DVFS 447

Nizar Dahir, Pedro Campos, Gianluca Tempesti, Martin Trefzer and Andrew Tyrrell

A Resilient, Flash-Free Soft Error Mitigation Concept for the CBM-ToF Read-Out Chain via GBT-SCA 451

Andrei-Dumitru Oancea, Christian Stuellein, Jano Gebelein and Udo Kebschull

UniStream: A Unified Stream Architecture Combining Configuration and Data Processing 455

Jian Yan, Jifang Jin, Ying Wang, Xuegong Zhou, Philip Leong and Lingli Wang

Placing Partially Reconfigurable Stream Processing Applications on FPGAs 459
Nicolae Grigore and Dirk Koch

A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs 463

Jan Andersson, Stefano Di Carlo, Paolo Prinetto and Pascal Trotta

Architectures & Technology 5: Memory Management and Customised Architectures

Friday 4th September 2015 (10:40 - 12:00)

SysAlloc: A Hardware Manager for Dynamic Memory Allocation in Heterogeneous Systems 467

Zeping Xue and David B. Thomas

Efficient Data-Stream Management for Shared-Memory Many-Core Systems 474

Nuno Neves, Pedro Tomás and Nuno Roma

A Scalable Architecture for Multi-Class Visual Object Detection 482

Siddharth Advani, Yasuki Tanabe, Kevin Irick, Jack Sampson and Vijaykrishnan Narayanan

Enhancing Stochastic Computations via Process Variation 490

Rui Policarpo Duarte, Mário Véstias and Horácio Neto