

# **2015 Euromicro Conference on Digital System Design (DSD 2015)**

**Madeira, Portugal  
26-28 August 2015**



**IEEE Catalog Number: CFP15291-POD  
ISBN: 978-1-4673-8036-2**

# 2015 Euromicro Conference on Digital System Design

## DSD 2015

### Table of Contents

Message from the General Chairs .....	xvii
Message from the Program Chairs .....	xviii
Organizing Committee .....	xx
Program Committee .....	xxiii
Additional Reviewers .....	xxix

---

#### **RECONFIG-1: Reconfigurable Computing (1)**

Towards Efficient Field Programmable Pattern Matching Array .....	1
<i>Vlastimil Kořař and Jan Kořenek</i>	
An FPGA Framework for Genetic Algorithms: Solving the Minimum Energy Broadcast Problem .....	9
<i>Pedro Vieira dos Santos, José Carlos Alves, and João Canas Ferreira</i>	

#### **ADES: Analysis and Design of Embedded Systems**

Worst-Case Throughput Analysis of SDF-Based Parametrized Dataflow .....	17
<i>Mladen Skelin, Marc Geilen, Francky Catthoor, and Sverre Hendseth</i>	
A Scenario-Aware Dataflow Programming Model .....	25
<i>Reinier van Kampenhout, Sander Stuijk, and Kees Goossens</i>	
Integrating Task Migration Capability in Software Tool-Chain for Data-Flow Applications Mapped on Multi-tiled Architectures .....	33
<i>Ashraf El-Antably, Nicolas Fournel, and Frédéric Rousseau</i>	
Hardware Support for Cost-Effective System-Level Protection in Multi-core SoCs .....	41
<i>George Kornaros, Ioannis Christoforakis, Othon Tomoutzoglou, Dimitrios Bakoyiannis, Kallia Vazakopoulou, Miltos Grammatikakis, and Antonis Papagrigoriou</i>	

## **AIGP: Advanced Image and Graphics Processing**

High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA .....	49
<i>Panu Sjövall, Janne Virtanen, Jarno Vanne, and Timo D. Hämäläinen</i>	
Accelerating Clifford Algebra Operations Using GPUs and an OpenCL Code Generator .....	57
<i>Silvia Franchini, Antonio Gentile, Giorgio Vassallo, and Salvatore Vitabile</i>	
Using Dynamic Reconfiguration to Reduce the Area of a JPEG Decoder on FPGA .....	65
<i>Tiago Rodrigues and Mário Véstias</i>	

## **SYNVER: Circuit Synthesis and Verification**

Bi-Decomposition Using Boolean Relations .....	72
<i>Anna Bernasconi, Robert K. Brayton, Valentina Ciriani, Gabriella Trucco, and Tiziano Villa</i>	
A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework .....	79
<i>Matheus Gibiluka, Matheus Trevisan Moreira, and Ney Laert Vilar Calazans</i>	
Automation and Optimization of Coverage-driven Verification .....	87
<i>Marcela Šimková and Zdeněk Kotásek</i>	

## **ASAIT: Architectures and Systems for Automotive and Intelligent Transportation**

Investigation on AUTOSAR-Compliant Solutions for Many-Core Architectures .....	95
<i>Matthias Becker, Dakshina Dasari, Vincent Nélis, Moris Behnam, Luís Miguel Pinho, and Thomas Nolte</i>	
Distributed Parallel Computing with Low Cost Microcontrollers for High Performance Electric Vehicles .....	104
<i>Victor Wilson Gonçalves Azevedo and João Dionísio Barros</i>	

## **EPDSD-1: European Projects in Digital System Design (1)**

Harnessing Performance Variability: A HPC-Oriented Application Scenario .....	111
<i>Giuseppe Massari, Simone Libutti, Antoni Portero, Radim Vavrik, Stepan Kuchar, Vit Vondrak, Luca Borghese, and William Fornaciari</i>	

The AXIOM Software Layers .....	117
<i>Carlos Alvarez, Eduard Ayguade, Javier Bueno, Antonio Filgueras, Daniel Jimenez-Gonzalez, Xavier Martorell, Nacho Navarro, Dimitris Theodoropoulos, Dionisios N. Pnevmatikatos, Davide Catani, Claudio Scordino, Paolo Gai, Carlos Segura, Carles Fernandez, David Oro, Javier Rodriguez Saeta, Pierluigi Passera, Alberto Pomella, Antonio Rizzo, and Roberto Giorgi</i>	
EMC2 a Platform Project on Embedded Microcontrollers in Applications of Mobility, Industry and the Internet of Things .....	125
<i>Werner Weber, Alfred Hoess, Frank Oppenheimer, Bernd Koppenhöfer, Bastijn Vissers, and Bjørn Nordmoen</i>	
<b>FDR: Flexible Digital Radio</b>	
A Flexible Research Testbed for C-RAN .....	131
<i>Diogo Riscado, Jorge Santos, Daniel Dinis, Gustavo Anjos, Daniel Belo, Nuno Borges Carvalho, and Arnaldo S. R. Oliveira</i>	
Reconfigurable Traffic-Aware Radio Interconnect for a 2048-core Chip Multiprocessor .....	139
<i>Eren Unlu and Christophe Moy</i>	
An Agile and Wideband All-Digital SDR Receiver for 5G Wireless Communications .....	146
<i>André Prata, Arnaldo S. R. Oliveira, and Nuno Borges Carvalho</i>	
<b>EPDSD-2: European Projects in Digital System Design (2)</b>	
Enhanced Quality Using Intensive Test and Analysis on Simulators .....	152
<i>Réda Nouacer, Manel Djemal, Smail Niar, Gilles Mouchard, Nicolas Rapin, Jean-Pierre Gallois, Philippe Fiani, François Chastrette, Toni Adriano, and Bryan MacEachen</i>	
Playful Supervised Smart Spaces (P3S)—A Framework for Designing, Implementing and Deploying Multisensory Play Experiences for Children with Special Needs .....	158
<i>Giovanni Agosta, Luca Borghese, Carlo Brandolese, Francesco Clasadonte, William Fornaciari, Franca Garzotto, Mirko Gelsomini, Matteo Grotto, Cristina Frà, Danny Noferi, and Massimo Valla</i>	

## **ASHWPA-1: Advanced Systems in Healthcare, Wellness, and Personal Assistance (1)**

Implantable MEMS Pressure Sensors Modelling Tool .....	165
<i>Jose Angel Miguel, David Rivas, Yolanda Lechuga, Miguel Angel Allende, and Mar Martinez</i>	
Estimation of Blood Pressure and Pulse Transit Time Using Your Smartphone .....	173
<i>Alair Dias Junior, Srinivasan Murali, Francisco Rincon, and David Atienza</i>	

## **DTFT-1: Dependability, Testing, and Fault Tolerance in Digital Systems (1)**

Reliable and Continuous Measurement of SET Pulse Widths .....	181
<i>Varadan Savulimedu Veeravalli and Andreas Steininger</i>	
Measuring the Distribution of Metastable Upsets over Time .....	189
<i>Thomas Polzer and Andreas Steininger</i>	
Generic Self Repair Architecture with Multiple Fault Handling Capability .....	197
<i>Marcel Balaz and Stefan Kristofik</i>	
A System for Radiation Testing and Physical Fault Injection into the FPGAs and Other Electronics .....	205
<i>Tomáš Vaňát, Jan Pospíšil, Filip Křížek, Jozef Ferencei, and Hana Kubátová</i>	

## **ETCS: Emerging Technologies and Circuit Synthesis**

Biconditional-BDD Ordering for Autosymmetric Functions .....	211
<i>Anna Bernasconi, Valentina Ciriani, and Gabriella Trucco</i>	
Enhanced Spin-Diode Synthesis Using Logic Sharing .....	218
<i>Mayler Martins, Felipe Marranghello, Joseph Friedman, Alan Sahakian, Renato Ribas, and Andre Reis</i>	

## **SDSG-1: System Design for the Smart Grid (1)**

A Glimpse of SmartHG Project Test-bed and Communication Infrastructure .....	225
<i>Vadim Alimguzhin, Federico Mari, Igor Melatti, Enrico Tronci, E. Ebeid, S. A. Mikkelsen, Rune Hylsberg Jacobsen, Jorn K. Gruber, Barry Hayes, Francisco Huerta, and Milan Prodanovic</i>	
Towards the Use of Pairing-Based Cryptography for Resource-Constrained Home Area Networks .....	233
<i>Rune Hylsberg Jacobsen, Søren Aagaard Mikkelsen, and Niels Holm Rasmussen</i>	
Distributed Grid Storage by Ordinary House Heating Variations: A Swiss Case Study .....	241
<i>Gilbert Maitre, Gillian Basso, Claudio Steiner, Dominique Gabioud, and Pierre Roduit</i>	

## Posters 1

Buffer Allocation for Dynamic Real-Time Streaming Applications Running on a Multi-processor without Back-Pressure .....	250
<i>Hrishikesh Salunkhe, Alok Lele, Orlando Moreira, and Kees van Berkel</i>	
A Framework for Dynamic Real-Time Reconfiguration .....	255
<i>João Gabriel Reis, Lucas Wanner, and Antônio Augusto Fröhlich</i>	
Minimization Method of Finite State Machines for Low Power Design .....	259
<i>Adam Klimowicz, Valery Solov'ev, and Tomasz Grzes</i>	
Parameterizable Ethernet Network-on-Chip Architecture on FPGA .....	263
<i>Helio Fernandes da Cunha Junior, Bruno de Abreu Silva, and Vanderlei Bonato</i>	
Dynamic Detection and Mitigation of DMA Races in MPSoCs .....	267
<i>Selma Saidi and Yliès Falcone</i>	
Green Computing: Power Optimisation of VFI-Based Real-Time Multiprocessor Dataflow Applications .....	271
<i>Waheed Ahmad, Philip K.F. Hölzespies, Mariëlle Stoelinga, and Jaco van de Pol</i>	
Low-Cost Fault Localization and Error Correction for a Signed Digit Adder Design Utilizing the Self-Dual Concept .....	276
<i>Hossein Moradian and Jeong-A Lee</i>	
Novel C-Element Based Error Detection and Correction Method Combining Time and Area Redundancy .....	280
<i>Jan Bělohoubek, Petr Fišer, and Jan Schmidt</i>	
Software Fault Tolerance: The Evaluation by Functional Verification .....	284
<i>Ondrej Cekan, Jakub Podivinsky, and Zdeněk Kotásek</i>	
A Framework for Comprehensive Automated Evaluation of Concurrent Online Checkers .....	288
<i>Pietro Saltarelli, Behrad Niazmand, Jaan Raik, Ranganathan Hariharan, Gert Jervan, and Thomas Hollstein</i>	
Safe Drive Map Concept for Road Curve Monitoring .....	293
<i>Pietro Dell'Acqua, Francesco Bellotti, Riccardo Berta, Alessandro De Gloria, Gautam Dange, Pratheep Paranthaman, Kay Massow, and Fabian Maximilian Thiele</i>	
Information and Communication Technology Research Opportunities in Dynamic Charging for Electric Vehicle .....	297
<i>Oussama Smiai, Francesco Bellotti, Alessandro De Gloria, Riccardo Berta, Angelos Amditis, Yannis Damousis, and Andrew Winder</i>	
Consumer-Centric and Service-Oriented Architecture for the Envisioned Energy Internet .....	301
<i>Søren Aagaard Mikkelsen and Rune Hylsberg Jacobsen</i>	

## **POWER: Power Design**

Experimental Evaluation and Modeling of Thermal Phenomena on Mobile Devices .....	306
<i>Matteo Ferroni, Alessandro Antonio Nacci, Matteo Turri, Marco Domenico Santambrogio, and Donatella Sciuto</i>	
Exploiting Heterogeneity in Cache Hierarchy in Dark-Silicon 3D Chip Multi-processors .....	314
<i>Arghavan Asad, Ozcan Ozturk, Mahmood Fathy, and Mohammad Reza Jahed-Motlagh</i>	

## **RECONFIG-2: Reconfigurable Computing (2)**

Automated Design of High Performance Integer Arithmetic Cores on FPGA .....	322
<i>Ayan Palchoudhuri, Rajat Subhra Chakraborty, and Durga Prasad Sahoo</i>	
Sparse Matrix Multiplication on a Reconfigurable Many-Core Architecture .....	330
<i>João Pinhão, Wilson José, Horácio Neto, and Mário Véstias</i>	
Computing Framework for Dynamic Integration of Reconfigurable Resources in a Cloud .....	337
<i>Oliver Knodel and Rainer G. Spallek</i>	
Analysis and Comparison of Attainable Hardware Acceleration in All Programmable Systems-on-Chip .....	345
<i>Valery Sklyarov, Iouliia Skliarova, João Silva, and Alexander Sudnitson</i>	

## **TSTVER: Test and Verification**

Unit-Based Functional IDDT Testing for Aging Degradation Monitoring in a VLIW Processor .....	353
<i>Yong Zhao and Hans G. Kerkhoff</i>	
Leveraging the Analysis for Invariant Independence in Formal System Models .....	359
<i>Nils Przigoda, Robert Wille, and Rolf Drechsler</i>	
Collision Based Attacks in Practice .....	367
<i>Ibrahima Diop, Pierre-Yvan Liardet, Yanis Linge, and Philippe Maurine</i>	
Verification-Driven Design Across Abstraction Levels: A Case Study .....	375
<i>Nils Przigoda, Jannis Stoppe, Julia Seiter, Robert Wille, and Rolf Drechsler</i>	

## **ASHWPA-2: Advanced Systems in Healthcare, Wellness, and Personal Assistance (2)**

A Low Power 64-point Bit-Serial FFT Engine for Implantable Biomedical Applications .....	383
<i>Lang Yang and Thomas W. Chen</i>	
A Smart Mobile Lab-on-Chip-Based Medical Diagnostics System Architecture Designed for Evolvability .....	390
<i>François Patou, Maria Dimaki, Winnie E. Svendsen, Klaus Kjægaard, and Jan Madsen</i>	
Wireless Sensor Tag and Network for Improved Clinical Triage .....	399
<i>João Ricardo Borges dos Santos, Gabriel Blard, Arnaldo Silva Rodrigues Oliveira, and Nuno Borges de Carvalho</i>	

## **AHSA-1: Architectures and Hardware for Security Applications (1)**

Towards Zero Bit-Error-Rate Physical Unclonable Function: Mismatch-Based vs. Physical-Based Approaches in Standard CMOS Technology .....	407
<i>Duhyun Jeon, Jong Hak Baek, Dong Kyue Kim, and Byong-Deok Choi</i>	
Integrated Sensor: A Backdoor for Hardware Trojan Insertions? .....	415
<i>Xuan Thuy Ng, Zakaria Naj, Shivam Bhasin, Debapriya Basu Roy, Jean-Luc Danger, and Sylvain Guilley</i>	
Side-Channel Leakage Models for RISC Instruction Set Architectures from Empirical Data .....	423
<i>Hermann Seuschek and Stefan Rass</i>	
Affine Coordinate Binary Edwards Curve Scalar Multiplier with Side Channel Attack Resistance .....	431
<i>Apostolos P. Fournaris and Odysseas Koufopavlou</i>	

## **DTFT-2: Dependability, Testing, and Fault Tolerance in Digital Systems (2)**

On-Line Device Replacement Techniques for SSD RAID .....	438
<i>Alistair A. McEwan and Muhammed Ziya Komsul</i>	
Gate Resizing for Soft Error Rate Reduction in Nano-scale Digital Circuits Considering Process Variations .....	445
<i>Mohsen Raji, Behnam Ghavami, and Hossein Pedram</i>	



## **MCSDIA-1: Mixed Criticality System Design, Implementation, and Analysis (1)**

Mixed-Criticality Embedded Systems—A Balance Ensuring Partitioning and Performance .....	453
<i>Michael Paulitsch, Oscar Medina Duarte, Hassen Karray, Kevin Mueller, Daniel Muench, and Jan Nowotsch</i>	
Enabling TDMA Arbitration in the Context of MBPTA .....	462
<i>Miloš Panić, Jaume Abella, Carles Hernandez, Eduardo Quiñones, Theo Ungerer, and Francisco J. Cazorla</i>	

## **SDSG-2: System Design for the Smart Grid (2)**

SEMIAH: An Aggregator Framework for European Demand Response Programs .....	470
<i>Rune Hylsberg Jacobsen, Dominique Gabioud, Gillian Basso, Pierre-Jean Alet, Armin Ghasem Azar, and Emad Samuel Malki Ebeid</i>	
User Flexibility Aware Price Policy Synthesis for Smart Grids .....	478
<i>Toni Mancini, Federico Mari, Igor Melatti, Ivano Salvo, Enrico Tronci, Jorn Klaas Gruber, Barry Hayes, Milan Prodanovic, and Lars Elmegaard</i>	
An Extensible Simulator for Dynamic Control of Residential Area: Case Study on Heating Control .....	486
<i>Gillian Basso, Pierre Ferrez, Dominique Gabioud, and Pierre Roduit</i>	
Efficient Clustering of DERs in a Virtual Association for Profit Optimization .....	494
<i>Vasileios Botsis, Nikolaos Doulamis, Anastasios Doulamis, Prodromos Makris, and Emmanouel Varvarigos</i>	

## **DHCPS: Design of Heterogeneous Cyber-Physical Systems**

Composable Platform-Aware Embedded Control Systems on a Multi-core Architecture .....	502
<i>Juan Valencia, Dip Goswami, and Kees Goossens</i>	
Low-Cost Software Control-Flow Error Recovery .....	510
<i>Ghazaleh Nazarian, Razvan Nane, and Georgi N. Gaydadjiev</i>	
Network-Aware Virtual Platform for the Verification of Embedded Software for Communications .....	518
<i>Alain Pegatoquet, François Verdier, Calypso Barnes, Jean-Marie Cottin, Enrico Fraccaroli, Stefano Angeleri, and Davide Quaglia</i>	

## Posters 2

Dataflow Support in x86_64 Multicore Architectures through Small Hardware Extensions .....	526
<i>Andrea Mondelli, Nam Ho, Alberto Scionti, Marco Solinas, Antoni Portero, and Roberto Giorgi</i>	
QEMU-Based Fault Injection for a System-Level Analysis of Software Countermeasures Against Fault Attacks .....	530
<i>Andrea Höller, Armin Krieg, Tobias Rauter, Johannes Iber, and Christian Kreiner</i>	
White-Box Error Effect Simulation for Assisted Safety Analysis .....	534
<i>Sebastian Reiter, Alexander Viehl, Oliver Bringmann, and Wolfgang Rosenstiel</i>	
A Many-Core Co-Processor for Embedded Parallel Computing on FPGA .....	539
<i>Wilson José, Horácio Neto, and Mário Véstias</i>	
Parallel Native-Simulation for Multi-processing Embedded Systems .....	543
<i>Alejandro Nicolas and Pablo Sanchez</i>	
A Comparison of TERO and RO Timing Sensitivity for Hardware Trojan Detection Applications .....	547
<i>Paris Kitsos and Artemios G. Voyiatzis</i>	
Clockwise Randomization of the Observable Behaviour of Crypto ASICs to Counter Side Channel Attacks .....	551
<i>Zoya Dyka, Christian Wittke, and Peter Langendoerfer</i>	
CLEFIA Implementation with Full Key Expansion .....	555
<i>João Carlos Bittencourt, João Carlos Resende, Wagner Luiz de Oliveira, and Ricardo Chaves</i>	
Towards Ideal Arbiter PUF Design on Xilinx FPGA: A Practitioner's Perspective .....	559
<i>Durga Prasad Sahoo, Rajat Subhra Chakraborty, and Debdeep Mukhopadhyay</i>	
Linking the Physical with the Perceptual: Health and Exposure Monitoring with Cyber-physical Questionnaires .....	563
<i>Christopher Scaffidi, Laurel Kincl, Diana Rohlman, and Kim Anderson</i>	
Design for Dependability and Autonomy of a Wearable Cardiac and Coronary Monitor .....	567
<i>José Machado da Silva, Cristina Oliveira, Bruno Mendes, Rúben Dias, and Tiago Marques</i>	
A Modular Safety Case for an IEC-61508 Compliant Generic Hypervisor .....	571
<i>Asier Larrucea, Jon Perez, Irune Agirre, Vicent Brocal, and Roman Obermaisser</i>	

## **ACCEL: Application-Specific Accelerators**

An Embedded FTL for SSD RAID .....	575
<i>Alistair A. McEwan and Irfan Mir</i>	
Scalable FPGA Accelerator of the NRM Algorithm for Efficient Stochastic Simulation of Large-Scale Biochemical Reaction Networks .....	583
<i>Evangelos Koutsouradis, George Provelengios, Elias Kouskoumvekakis, and Elias S. Manolakos</i>	
A Locality Aware Convolutional Neural Networks Accelerator .....	591
<i>Runbin Shi, Zheng Xu, Zhihao Sun, Maurice Peemen, Ang Li, Henk Corporaal, and Di Wu</i>	

## **SOCNOC: Systems and Networks on Chip**

Hardware Design Space Exploration with a New Dimension-IP Protection Robustness .....	599
<i>Qiang Liu and Haie Li</i>	
TEST: Assessing NoC Policies Facing Aging and Leakage Power .....	606
<i>Davide Zoni, Luca Borghese, Giuseppe Massari, Simone Libutti, and William Fornaciari</i>	
SOC Power Management Strategy Based on Global Hardware Functional State Analysis .....	614
<i>Hend Affes and Michel Auguin</i>	
An Analytic Approach on End-to-End Packet Error Rate Estimation for Network-on-Chip .....	621
<i>Michael Vonbun, Stefan Wallentowitz, Andreas Oeldemann, and Andreas Herkersdorf</i>	

## **MSDA: Multicore Systems: Design and Applications**

Systematic Reverse Engineering of Cache Slice Selection in Intel Processors .....	629
<i>Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar</i>	
A System-Level Simulation Framework for Evaluating Resource Management Policies for Heterogeneous System Architectures .....	637
<i>Antonio Miele, Gianluca Carlo Durelli, Marco Domenico Santambrogio, and Cristiana Bolchini</i>	

## **AHSA-2: Architectures and Hardware for Security Applications (2)**

Suit up!—Made-to-Measure Hardware Implementations of ASCON .....	645
<i>Hannes Groß, Erich Wenger, Christoph Dobraunig, and Christoph Ehrenhöfer</i>	
Fast and Secure Finite Field Multipliers .....	653
<i>Danuta Pamula and Arnaud Tisserand</i>	

A Petite and Power Saving Design for the AES S-Box .....661  
*Markus Stefan Wamser, Lukas Holzbaur, and Georg Sigl*

New ASIC/FPGA Cost Estimates for SHA-1 Collisions .....669  
*Muhammad Hassan, Ayesha Khalid, Anupam Chattopadhyay,  
Christian Rechberger, Tim Güneysu, and Christof Paar*

## **MCS DIA-2: Mixed Criticality System Design, Implementation, and Analysis (2)**

IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators  
for Probabilistic Timing Analysis .....677  
*Irun Agirre, Mikel Azkarate-askasua, Carles Hernandez, Jaume Abella,  
Jon Perez, Tullio Vardanega, and Francisco J. Cazorla*

CAP: Communication-Aware Allocation Algorithm for Real-Time Parallel  
Applications on Many-Cores .....685  
*Miloš Panić, Eduardo Quiñones, Carles Hernandez, Jaume Abella,  
and Francisco J. Cazorla*

Time-Triggered Extension Layer for On-Chip Network Interfaces  
in Mixed-Criticality Systems .....693  
*Hamidreza Ahmadian and Roman Obermaisser*

## **DTFT-3: Dependability, Testing, and Fault Tolerance in Digital Systems (3)**

Double Phase Fault Collapsing with Linear Complexity in Digital Circuits .....700  
*Raimund Ubar, Lembit Jürimägi, Elmet Orasson, Galina Josifovska,  
and Stephen Adeboye Oyeniran*

Matching Detection and Correction Schemes for Soft Error Handling  
in Sequential Logic .....706  
*Erol Koser, Felix Miller, and Walter Stechele*

A Detailed Characterization of Errors in Logic Circuits due to Single-Event  
Transients .....714  
*Nanditha P. Rao and Madhav P. Desai*

Enhanced Metastability Characterization Based on AC Analysis .....722  
*Thomas Polzer and Andreas Steininger*

## **EPDSD-3: European Projects in Digital System Design (3)**

DEWI—Wirelessly into the Future .....730  
*Werner Rom, Peter Priller, Jani Koivusaari, Maarjana Komi, Ramiro Robles,  
Luis Dominguez, Javier Rivilla, and Willem van Driel*

The Human Brain Project: High Performance Computing for Brain Cells Hw/Sw Simulation and Understanding .....	740
<i>Egidio D'Angelo, Giovanni Danese, Giordana Florimbi, Francesco Loporati, Alessandra Majani, Stefano Masoli, Sergio Solinas, and Emanuele Torti</i>	
Methodologies for the WCET Analysis of Parallel Applications on Many-Core Architectures .....	748
<i>Vincent Nélis, Patrick Meumeu Yomsis, and Luís Miguel Pinho</i>	
<b>Author Index</b> .....	756