

2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2015)

**Samos, Greece
19-23 July 2015**



**IEEE Catalog Number: CFP1552A-POD
ISBN: 978-1-4673-7312-8**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP1552A-POD
ISBN (Print-On-Demand): 978-1-4673-7312-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Keynotes	i
Rethinking Memory System Design for Data-Intensive Computing <i>Onur Mutlu</i>	i
Visual processing sparks a new class of processors <i>Marco Jacobs</i>	ii
Parallel Program = Operator + Schedule + Parallel Data Structure <i>Keshav Pingali</i>	iii
SESSION 1A: Multimedia and Graphics Architectures and Processors	1
Experiences in Speeding Up Computer Vision Applications on Mobile Computing Platforms <i>Luna Backes, Alejandro Rico, and Björn Franke</i>	1
Parallelism Extraction in Embedded Software for Android Devices <i>Miguel Angel Aguilar, Juan Fernando Eusse, Projjol Ray, Rainer Leupers, Gerd Ascheid, Weihua Sheng, and Prashant Sharma</i>	9
Improving Accuracy of Source Level Timing Simulation on GPUs using a Probabilistic Resource Model <i>Christoph Gerum, Wolfgang Rosenstiel, and Oliver Bringmann</i>	18
SESSION 1B: Reconfigurable Computing	26
High-level Synthesizable Dataflow MapReduce Accelerator for FPGA-coupled Data Centers <i>Dionysios Diamantopoulos and Christoforos Kachris</i>	26
Reconfigurable computing for future vision-capable devices <i>Miguel Bordallo López, Alejandro Nieto, Olli Silven, Jani Boutellier, and David López Vilariño</i>	34
Imposing Coarse-Grained Reconfiguration to General Purpose Processors <i>M. Duric, M. Stanic, I. Ratkovic, O. Palomar, O. Unsal, A. Cristal, M. Valero, and A. Smith</i>	42

SESSION 3A: System-Level Design, Simulation, and Verification **52**

Learning-based Analytical Cross-Platform Performance Prediction	52
<i>Xinnian Zheng, Pradeep Ravikumar, Lizy K. John, and Andreas Gerstlauer</i>	
Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI	60
<i>Stavros Tripakis</i>	
A Power Estimation Technique for Cycle-Accurate Higher-Abstraction SystemC-based CPU Models	70
<i>Efstathios Sotiriou-Xanthopoulos, G. Shalina Percy Delicia, Peter Figuli, Kostas Siozios, George Economakos, and Jürgen Becker</i>	

SESSION 3B: Design Space Exploration Strategies **78**

Platform-aware Dynamic Data Type Refinement Methodology for Radix Tree Data Structures	78
<i>Thomas Papastergiou, Lazaros Papadopoulos, and Dimitrios Soudris</i>	
FNOCEE: A Framework for NoC Evaluation by FPGA-based Emulation	86
<i>Daniel Pfefferkorn, Achim Schmider, Guillermo Payá-Vayá, Martin Neuenhahn, and Holger Blume</i>	
Framework for Parameter Analysis of FPGA-based Image Processing Architectures	96
<i>Marc Reichenbach, Benjamin Pfundt, and Dietmar Fey</i>	

SESSION 3C: System-Level Design, Simulation, and Verification **103**

Efficient Dual-ISA Support in a Retargetable, Asynchronous Dynamic Binary Translator	103
<i>Tom Spink, Harry Wagstaff, Björn Franke, and Nigel Topham</i>	
Efficient Distribution of Triggered Synchronous Block Diagrams on Asynchronous Platforms	113
<i>Yang Yang, Stavros Tripakis, and Alberto Sangiovanni-Vincentelli</i>	
HEVC In-Loop Filters GPU Parallelization in Embedded Systems	123
<i>Diego F. de Souza, Aleksandar Ilic, Nuno Roma, and Leonel Sousa</i>	

SESSION 3D: Design Space Exploration Strategies **131**

Tervel: A Unification of Descriptor-based Techniques for Non-blocking Programming	131
<i>Steven Feldman, Pierre LaBorde, and Damian Dechev</i>	
Physical Design Aware System Level Synthesis of Hardware	141
<i>Nasim Farahini, Ahmed Hemani, Hassan Sohofi, and Shuo Li</i>	
A High-Level DRAM Timing, Power and Area Exploration Tool	149
<i>Omar Naji, Christian Weis, Matthias Jung, Norbert When, and Andreas Hansson</i>	

SESSION 3E: MP-SoC **157**

Towards Self-adaptive MPSoC Systems with Adaptivity Throttling	157
<i>Wei Quan and Andy D. Pimentel</i>	
An Interval Algebra for Multiprocessor Resource Allocation	165
<i>Leandro Soares Indrusiak and Piotr Dziurzynski</i>	
Application Autotuning to Support Runtime Adaptivity in Multicore Architectures	173
<i>Davide Gadioli, Gianluca Palermo, and Cristina Silvano</i>	

SESSION 3F: Fault-Tolerant	181
Chip-Independent Error Correction in Main Memories	181
<i>Mehrtash Manoochehri and Michel Dubois</i>	
Decentralized Diagnosis of Permanent Faults in Automotive E/E Architectures	189
<i>Peter Waszecki, Martin Lukaszewicz, and Samarjit Chakraborty</i>	
Hardware Task Migration Module for Improved Fault Tolerance and Predictability	197
<i>Shyamsundar Venkataraman, Rui Santos, Akash Kumar, and Jasper Kuijsten</i>	
Software Fault Tolerance for FPUs via Vectorization	203
<i>Zhi Chen, Ryoichi Inagaki, Alexandru Nicolau, and Alexander V. Veidenbaum</i>	
 SESSION 3G: Application- and Domain-specific Embedded Systems	 211
3D-Stacked Many-Core Architecture for Biological Sequence Analysis Problems	211
<i>Pei Liu, Ahmed Hemani, and Kolin Paul</i>	
An FPGA-Based Systolic Array to Accelerate the BWA-MEM Genomic Mapping Algorithm	221
<i>Ernst Joachim Houtgast, Vlad-Mihai Sima, Koen Bertels, and Zaid Al-Ars</i>	
Dynamic Re-Vectorization of Binary Code	228
<i>Nabil Hallou, Erven Rohou, Philippe Clauss, and Alain Ketterlin</i>	
Generating ASIPs with Reduced Number of Connections to the Register-file	238
<i>Yosi Ben Asher, Irina Lipov, Vladislav Tartakovsky, and Dror Tiv</i>	
 SPECIAL SESSION: Bridging FP7 Framework and Horizon 2020: Current and future priorities of Europe	 246
AEGLE: A Big Bio-Data Analytics Framework for Integrated Health-Care Services	246
<i>Dimitrios Soudris, Sotirios Xydis, Christos Baloukas, Anastasia Hadzidimitriou, Ioanna Chowarda, Kostas Stamatopoulos, Nicos Maglaveras, John Chang, Andreas Raptopoulos, David Manset, Barbara Pierscionek, Reem Kayyali, Nada Phillip, Tobias Becker, Katerina Vaporidi, Eumorphia Kondili, Dimitrios Georgopoulos, Lesley-Ann Sutton, Richard Rosenquist, Lydia Scarfo, and Paolo Ghia</i>	
Designing Applications for Heterogeneous Many-Core Architectures with the FlexTiles Platform	254
<i>Benedikt Janßen, Fynn Schwiegelshohn, Martijn Koedam, Franois Duhem, Leonard Masing, Stephan Werner, Christophe Huriaux, Antoine Courta, Emilie Wheatley, Kees Goossens, Fabrice Lemonnier, Philippe Millet, Jürgen Becker, Olivier Sentieys, and Michael Hübner</i>	
The AXIOM project (Agile, eXtensible, fast I/O Module)	262
<i>Dimitris Theodoropoulos, Dionisis Pnevmatikatos, Carlos Alvarez, Eduard Ayguade, Javier Bueno, Antonio Filgueras, Daniel Jimenez-Gonzalez, Xavier Martorell, Nacho Navarro, Carlos Segura, Carles Fernandez, David Oro, Javier Rodriguez Saeta, Paolo Gai, and Antonio Rizzo and Roberto Giorgi</i>	
HARPA: Solutions for Dependable Performance under Physically Induced Performance Variability	270
<i>Dimitrios Rodopoulos, Simone Corbetta, Giuseppe Massari, Simone Libutti, Francky Catthoor, Yiannakis Sazeides, Chrysostomos Nicopoulos, Antoni Portero, Etienne Cappe, Radim Vavrík, Vít Vondrák, Dimitrios Soudris, Federico Sassi, Agnes Fritsch, and William Fornaciari</i>	

SPECIAL SESSION: Mid-Term Results of the H-INCEPTION CATRENE project	278
Pre-Simulation Elaboration of Heterogeneous Systems: The SystemC Multi-Disciplinary Virtual Prototyping Approach	278
<i>Liliana Andrade, Torsten Maehne, Francois Pêcheux, Marie-Minerve Louërat, and Alain Vachoux</i>	
Multi-Domain Virtual Prototyping in a SystemC SIL Framework: A Heating System Case Study	286
<i>Nikolaos Ilieskou, Marijn Blom, Lou Somers, Michel Reniers, and Twan Basten</i>	
Multi-Domain SystemC Model of 128-Channel Time-Multiplexed Neural Interface Front-End	295
<i>Kiki Wirianto, Amir Zjajo, Carlo Galuzzi, and Rene van Leuken</i>	
 SPECIAL SESSION: Mid-Term Results of the ALMARVI ARTEMIS project	 303
Power Optimizations for Transport Triggered SIMD Processors	303
<i>Joonas Multanen, Timo Viitanen, Henry Linjamäki, Heikki Kultala, Pekka Jääskeläinen, Jarmo Takala, Lauri Koskinen, Jesse Simonsson, Heikki Berg, and Kalle Raiskila</i>	
Video Chain Demonstrator on Xilinx Kintex7 FPGA with EdkDSP Floating Point Accelerators	310
<i>Jiri Kadlec</i>	
Using VLIW Softcore Processors for Image Processing Applications	315
<i>Joost Hoozemans, Stephan Wong, and Zaid Al-Ars</i>	
Current Analysis Approaches and Performance Needs for Whole Slide Image Processing in Breast Cancer Diagnostics	319
<i>Irene Pöllänen, Billy Braithwaite, Keijo Haataja, Tiia Ikonen, and Pekka Toivanen</i>	
GPU Implementation of an Anisotropic Huber-L1 Dense Optical Flow Algorithm Using OpenCL	326
<i>Duygu Büyükkaydn and Toygar Akgün</i>	
Performance evaluation of image noise reduction computing on a mobile platform	332
<i>Jari Hannuksela, Matti Niskanen, and Markus Turtinen</i>	
Multi-Constraint Multi-Processor Resource Allocation	338
<i>Amir R. B. Behrouzian, Dip Goswami, Twan Basten, Marc Geilen, and Hadi Alizadeh Ara</i>	
 VIPES WORKSHOP	 347
Preface	347
<i>Diana Göhringer, Michael Hübner, Jeronimo Castrillon, and Cristina Silvano</i>	
Deterministic Event-based Control of Virtual Platforms for MPSoC Software Debugging	348
<i>Luis Gabriel Murillo, Robert Lajos Buecs, Rainer Leupers, and Gerd Ascheid</i>	
ESL Power Estimation using Virtual Platforms with Black Box Processor Models	354
<i>Stefan Schürmans, Gereon Onnebrink, Rainer Leupers, Gerd Ascheid, and Xiaotao Chen</i>	
A Framework for Reducing the Modeling and Simulation Complexity of Cyberphysical Systems	360
<i>Nikolaos Zompakis and Kostas Siozios</i>	
A Scriptable, Standards-Compliant Reporting and Logging Extension for SystemC	366
<i>Jan Wagner, Rolf Meyer, Rainer Buchty, and Mladen Berekovic</i>	
A Lightweight Infrastructure for the Dynamic Creation and Configuration of Virtual Platforms	372
<i>Christian Sauer and Hans-Peter Loeb</i>	

Parallel SystemC Simulation for ESL Design using Flexible Time Decoupling 378
Jan Henrik Weinstock, Rainer Leupers, and Gerd Ascheid

A Virtual Platform for Exploring Hierarchical Interconnection for Many-Accelerator Systems 384
Efstathios Sotiriou-Xanthopoulos, Sotirios Xydīs, Kostas Siozios, and George Economakos

MPSoCSim: An extended OVP Simulator for Modeling and Evaluation of Network-on-Chip based heterogeneous
MPSoCs 390
Philipp Wehner, Jens Rettkowski, Tobias Kleinschmidt, and Diana Göhringer



Author Index 396