

2015 Conference on Design and Architectures for Signal and Image Processing (DASIP 2015)

**Cracow, Poland
23 – 25 September 2015**



**IEEE Catalog Number: CFP15DAS-POD
ISBN: 978-1-4673-7739-3**

Table of Contents



Welcome	6
General Co-Chairs	7
Keynote Speakers	8
Program Co-Chairs	9
Program Committee	10
Conference Program	11
Session 1: Image Processing on Embedded Systems	11
Real-Time Correlation for Locating Systems Utilizing Heterogeneous Computing Architectures Marc Reichenbach, Max Kasperek, Mohammad Alawieh, Konrad Häublein and Dietmar Fey.....	12
Robot Navigation based on an Efficient Combination of an Extended A* Algorithm, Bird's Eye View and Image Stitching Jens Rettkowski, David Gburek and Diana Goehringer.....	20
FPGA based system for real-time structure from motion computation Mateusz Komorkiewicz, Tomasz Kryjak, Katarzyna Chuchacz-Kowalczyk, Paweł Skruch and Marek Gorgoń.....	28
Session 2: Processing Architectures for Biomedical Signal and Image Processing	35
Exploring Custom Heterogeneous MPSoCs for Real-Time Neural Signal Decoding Paolo Meloni, Giuseppe Tuveri, Francesca Palumbo, Danilo Pani and Luigi Raffo.....	36
A FPGA-Based Automatic Detection of QRS Complexes in ECG Signal Amina El Hassen, Aymeric Histace, Mehdi Terosiet and Olivier Romain.....	44
Demo Night	51
Compa backend: a Dynamic Runtime for the execution of dataflow programs onto multi-core platforms Kevin J. M. Martin, Jean-Philippe Diguët, Yvan Eustache, Dinh-Thanh Ngo, Emmanuel Casseau and Yaset Oliva.....	52
Demonstrating an FPGA Implementation of a Full HD Real-time HEVC Decoder with Memory Optimizations for Range Extensions Support Benno Stabernack, Jan Möller, Jan Hahlbeck and Jens Brandenburg.....	54
Session 3: Application-Specific Processors	56
Fast and Accurate Power Estimation for Application-Specific Instruction Set Processors using FPGA Emulation Sebastian Hesselbarth, Gregor Schewior and Holger Blume.....	57
Selecting Most Profitable Instruction-Set Extensions Using Ant Colony Heuristic Shanshan Wang, Chenglong Xiao, Wanjun Liu, Emmanuel Casseau and Xiao Yang.....	64

Table of Contents



Session 4: Signal Processing on Reconfigurable Architectures	71
Hardware Implementation of a Soft Cancellation Decoder for Polar Codes Guillaume Berhault, Camille Leroux, Christophe Jegou and Dominique Dallet.....	72
FPGA-based Real-Time MFCC Extraction for Automatic Audio Indexing on FM Broadcast data Guy Wassi, Sylvain Iloga, Olivier Romain and Bertrand Granado.....	80
Implementation of IEEE-802.11a/g Receiver Blocks on a Coarse-Grain Reconfigurable Array Sajjad Nouri, Waqar Hussain and Jari Nurmi.....	86
Session 5: Image Tiling and Denoising	94
Image Tiling for Embedded Applications with Non-Linear Constraints Vitor Schwambach, Sébastien Cleyet-Merle, Alain Issard and Stéphane Mancini.....	95
Denoising Using Heterogeneous Computing Platforms Sampsa Sarjanoja, Jani Boutellier and Jari Hannuksela. BM3D Image	103
Poster Session	111
Worst-case Latency Analysis of SDF-based Parametrized Dataflow MoCs Mladen Skelin, Marc Geilen, Francky Catthoor and Sverre Hendseth.....	112
Evaluation of analog and digital signal processing on PSoC architecture with DCT as use case Stephan Werner, Bernhard Stiehle and Jürgen Becker.....	118
MATIP: A Dynamic hardware Task Integration platform for Multiprocessing Reconfigurable System on Chip Roland Christian Gamom Ngounou Ewo, Andrea Pinna, Hilaire Bertrand Fotsin, Martin Mbouenda and Bertrand Granado.....	124
FPGA Implementations of HEVC Inverse DCT Using High-Level Synthesis Ercan Kalali and Ilker Hamzaoglu.....	130
Fast and Efficient Signals Recovery for Deterministic Compressive Sensing: Applications to Biosignals Andrianiaina Ravelomanantsoa, Hassan Rabah and Rouane Amar.....	136
Reducing the impact of internal upsets inside the correlation process in GPS Receivers Mohamed Mourad Hafidhi, Emmanuel Boutillon and Chris Winstead.....	142
Dynamic Power Evaluation of LTE Wireless Baseband Processing on FPGA Jordane Lorandel, Jean-Christophe Prévotet and Maryline Héliard.....	147
Reliable NCO carrier generators for GPS Receivers Mohamed Mourad Hafidhi, Mourad Dridi, Emmanuel Boutillon and Chris Winstead.....	153

Table of Contents



Session 6: Parallel Implementations of HEVC and FFT for Embedded Multi-/Manycore Systems 158

Exploring the Concurrent Execution of HEVC Intra Encoding Algorithms for Heterogeneous Multi Core Architectures Jens Brandenburg and Benno Stabernack.....	159
Optimizing the transform complexity-quality tradeoff for hardware-accelerated HEVC video coding Maurizio Masera, Lorenzo Re Fiorentin, Maurizio Martina, Guido Masera and Enrico Masala.....	167
Implementation of a fast fourier transform algorithm onto a manycore embedded system Julien Hascoet, Andrew Ensor, Jean-François Nezan and Benoit Dupont De Dinechin.....	173