

2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2015)

**Tehran, Iran
7 – 8 October 2015**



**IEEE Catalog Number: CFP1536J-POD
ISBN: 978-1-4673-8024-9**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number: CFP1536J-POD
ISBN (Print-On-Demand): 978-1-4673-8024-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

| technical articles titles | author names |
|---|--|
| Improved Layout Implementation of Mini-MIPS in terms of Power, Performance and Chip Footprint | Sedigheh Farhadtoosky, Milad Bagherian Khosroshahy, and Mohammad Hosein Abedi |
| Highly Efficient Alpha-Beta Pruning Minimax Based Loop Trax Solver on FPGA | Sajjad Mozaffari, Bardia Azizian, and Mohammad Hadi Shadmehr |
| A Fine-Grained Configurable Cache Architecture for Soft Processors | Mehrdad Biglari, Kamyar Mirzazad Barijough, Maziar Goudarzi, and Behnaz Pourmohseni |
| LTS: Linear Task Scheduling on Multiprocessor through Equation of the Line | Abolfazl Ghavidel, Mohammad Hajibegloo, Abdorreza Savadi, and Yasser Sedaghat |
| Series memristors: A hardened memory cell design against read faults | Peiman Pourmomen, Hamid R. Zarandi, and Mohammad Rasekh Jahromi |
| A Robust And Low Power 7 transistors SRAM Cell Design | Kolsoom Mehrabi, Behzad Ebrahimi, and Ali Afzali Kusha |
| GreenDPA: Thermal-Aware Execution of Data Parallel Applications | Bagher Salami, Abdorreza Savadi, and Hamid Noori |
| Impact of Operand Sharing to the Processor Energy Efficiency | Heikki Kultala, Joonas Multanen, Pekka Jääskeläinen, Timo Viitanen, and Jarmo Takala |
| Fast parallel community detection algorithm based on modularity | Ehsan Moradi, Mahmood Fazlali, and Hadi Tabatabaee Malazi |
| Heuristic metamorphic malware detection based on statistics of assembly instructions using classification algorithms | Peyman Khodamoradi, Mahmood Fazlali, Farhad Mardukhi, and Masoud Nosrati |
| A Low-Voltage Level Shifter Based on Double-Gate MOSFET | Majid Moghaddam, Mohammad Hossein Moaiyeri, and Mohammad Eshghi |
| Integrating Functional Mock-up Units into A Formal Heterogeneous System Modeling Framework | Seyed-Hosein Attarzadeh-Niaki, and Ingo Sander |
| A General-Purpose Field-Programmable Pin-Constrained Digital Microfluidic Biochip | Alireza Abdoli and Ali Jahanian |
| Cost-Efficient QCA Reversible Combinational Circuits Based on a New Reversible Gate | Amir Mokhtar Chabi, Arman Roohi, Hossein Khademolhosseini, Shaahin Angizi, Ronald F. Demara, and Keivan Navi |
| Coplanar QCA Serial Adder and Multiplier via Clock-Zone Based Crossovers | Dariush Abedi and Ghassem Jaberipur |
| Fast and Area Efficient Implementation for Chaotic Image Encryption Algorithms | Sied Ali Ansarmohammadi, Saeed Shahinfar, and Hamid Nejatollahi |
| A Low Power Hybrid MTJ/CMOS (4-2) Compressor for Fast Arithmetic Circuits | Vahid Jamshidi, Mahdi Fazeli, and Ahmad Patooghy |
| Maximally Redundant High-Radix Signed-Digit Residue Number System | Somayah Timarchi, Negar Akbarzadeh, and Amir Abbas Hamidi |
| Hierarchical Threshold Multi-Secret Sharing Scheme Based on Birkhoff Interpolation and Cellular Automata | Ziba Eslami, Nasrollah Pakniat and Mahnaz Noroozi |