

2015 International Conference on Field Programmable Technology (FPT 2015)

**Queenstown, New Zealand
7 – 9 December 2015**



**IEEE Catalog Number: CFP15528-POD
ISBN: 978-1-4673-9092-7**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15528-POD
ISBN (Print-On-Demand):	978-1-4673-9092-7
ISBN (Online):	978-1-4673-9091-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Oral Session O1: Applications I

Accelerated Cell Imaging and Classification on FPGAs for Quantitative-phase Asymmetric-detection Time-stretch Optical Microscopy	1
Junyi Xie, Xinyu Niu, Andy K. S. Lau, Kevin K. Tsia, Hayden K. H. So	
FPGA Acceleration of Reference-Based Compression for Genomic Data	9
James Arram, Moritz Pflanzner, Thomas Kaplan, Wayne Luk	
Leftmost Longest Regular Expression Matching in Reconfigurable Logic	17
Kubilay Atasu	
Bringing Programmability to the Data Plane: Packet Processing with a NoC-Enhanced FPGA	24
Andrew Bitar, Mohamed S. Abdelfattah, Vaughn Betz	

Oral Session O2: High Level Synthesis: Debugging

An Adaptive Virtual Overlay for Fast Trigger Insertion for FPGA Debug	32
Fatemeh Eslami and Steven J.E. Wilton	
Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs	40
Jeffrey Goeders and Steven J.E. Wilton	
Using Source-to-Source Compilation to Instrument Circuits for Debug with High Level Synthesis	48
Joshua S. Monson and Brad Hutchings	

Oral Session O3: Architecture

QuickDough: A Rapid FPGA Loop Accelerator Design Framework Using Soft CGRA Overlay	56
---	-----------

Cheng Liu, Ho-Cheung Ng, Hayden Kwok-Hay So

Energy Minimization in the Time-Space Continuum 64

Hyunseok Park, Shreel Vijayvargiya, Andre DeHon

Automatic FPGA System and Interconnect Construction with Multicast and Customizable Topology 72

Alex Rodionov, Jonathan Rose

Improved Carry Chain Mapping for the VTR Flow 80

Ana Petkovska, Grace Zgheib, David Novo, Muhsen Owaida, Alan Mishchenko and Paolo Ienne

Oral Session O4:

HETRIS: Adaptive Floorplanning for Heterogeneous FPGAs 88

Kevin E. Murray and Vaughn Betz

Analyzing the Divide between FPGA Academic and Commercial Results 96

Elias Vansteenkiste, Alireza Kaviani and Henri Fraise

OpenCL Library of Stream Memory Components Targeting FPGAs 104

Jasmina Vasiljevic, Ralph Wittig, Paul Schumacher, Jeff Fifield, Fernando Martinez Vallina, Henry Styles, Paul Chow

Exploring Pipe Implementations using an OpenCL Framework for FPGAs 112

Vincent Mirian, Paul Chow

Oral Session O5: Applications II

An Exact MCMC Accelerator Under Custom Precision Regimes 120

Shuanglong Liu, Grigorios Mingas, Christos-Savvas Bouganis

FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC 128

Jianfeng Zhang, Paul Chow, Hengzhu Liu

Braiding: a Scheme for Resolving Hazards in Kernel Adaptive Filters 136

Stephen Tridgell, Duncan J.M. Moss, Nicholas J. Fraser and Philip H.W. Leong

Oral Session O6: High Level Synthesis II

Custom-Sized Caches in Application-Specific Memory Hierarchies 144

Felix Winterstein, Kermin Fleming, Hsin-Jung Yang, John Wickerson, George Constantinides

Resource and Memory Management Techniques for the High-Level Synthesis of Software Threads into Parallel FPGA Hardware 152
Jongsok Choi, Jason Anderson, Stephen Brown

Provably Correct Development of Reconfigurable Hardware Designs via Equational Reasoning 160
Ian Graves, Adam Procter, William L. Harrison, Gerard Allwein

Poster Session P1:

Behavioral-Level IP Integration in High-Level Synthesis 172
Liwei Yang, Swathi Gurumani, Deming Chen, Kyle Rupnow

Optimized High-Level Synthesis of SMT Multi-Threaded Hardware Accelerators 176
Jens Huthmann, Andreas Koch

Minimizing DSP Block Usage Through Multi-Pumping 184
Bajaj Ronak and Suhaib A. Fahmy

An Adaptive Cross-Layer Fault Recovery Solution for Reconfigurable SoCs 188
Jifang Jin, Jian Yan, Xuegong Zhou and Lingli Wang

A Co-Design Approach for Accelerated SQL Query Processing via FPGA-based Data Filtering 192
Andreas Becher, Daniel Ziener, Klaus Meyer-Wegener, and Jurgen Teich

A Self-aware Data Compression System on FPGA in Hadoop 196
Yubin Li, Yuliang Sun, Guohao Dai, Yuzhi Wang, Jiakai Ni, Yu Wang, Guoliang Li, Huazhong Yang

Poster Session P2:

An FPGA-based Real-time Simultaneous Localization and Mapping System 200
Mengyuan Gu, Kaiyuan Guo, Wenqiang Wang, Yu Wang, Huazhong Yang

Hardware Design of a Fast, Parallel Random Tree Path Planner 204
Size Xiao, Adam Postula and Neil Bergmann

Lower Precision for Higher Accuracy: Precision and Resolution Exploration for Shallow Water Equations 208
James Stanley Targett, Xinyu Niu, Francis Russell, Wayne Luk, Stephen Jeffress, Peter Duben

Comparison of Thread Signatures for Error Detection in Hybrid Multi-cores 212
Sebastian Meisner and Marco Platzner

Advanced Bayer Demosaicing on FPGAs 216
Donald Bailey, Sharmil Randhawa, Jim S. Jimmy Li

JIT Trace-based Verification for High-Level Synthesis 228
Liwei Yang, Magzhan Ikram, Swathi Gurumani, Suhaib Fahmy, Deming Chen,
Kyle Rupnow

PhD Forum

Cryptographic Techniques in Redundant Number Systems 232
Jason Motha, Andrew Bainbridge-Smith, Steve Weddell

**2D Discrete Fourier Transform with Simultaneous Edge Artifact
Removal for Real-Time Applications** 236
Faisal Mahmood, Mart Toots, Lars-Goran Ofverstedt and Ulf Skoglund

FPGA based Acceleration of FDAS Module for Pulsar Search 240
Haomiao Wang, Oliver Sinnen

**FPGA Implementation of a SIMD-Based Array Processor with Torus
Interconnect** 244
Yuki Murakami

Demonstration Session

**An Efficient Architecture for Zero Overhead Data En-/Decryption
using Reconfigurable Cryptographic Engine** 248
Bony H.K. Chen, Paul Y.S. Cheung, Peter Y.K. Cheung, Yu-Kwong Kwok

Smart Camera for Trax Playing Robot 252
Donald G Bailey

Design Competition

**Development of a TRAX Artificial Intelligence Algorithm using Path
and Edge** 256
Ryo Okuda, Tomohiro Tanaka, Keisuke Yamamoto, Takumu Yahagi and
Kazuya Tanigawa

FPGA Trax Solver based on a Neural Network Design 260
Takumi Fujimori, Tomoya Akabe, Yoshizumi Ito, Kouta Akagi, Shinya
Furukawa, Hiroki Shinba, Aoi Tanibata, and Minoru Watanabe

**An Architecture-Algorithm Co-Design of Artificial Intelligence for Trax
Player** 264
Qing Lu, Chiu-Wing Sham and Francis C. M. Lau

An Implementation of Trax Player using Programmable SoC 268

Akira Kojima

Trax Solver on Zynq with Deep Q-Network

272

Naru Sugimoto, Takuji Mitsuishi, Takahiro Kaneda, Chiharu Tsuruta, Ryotaro Sakai, Hideki Shimura and Hideharu Amano