2015 10th International Design & Test Symposium (IDT 2015)

Dead Sea, Amman, Jordan 14 – 16 December 2015



IEEE Catalog Number: ISBN:

CFP1563D-POD 978-1-4673-9995-1

Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.

 IEEE Catalog Number:
 CFP1563D-POD

 ISBN (Print-On-Demand):
 978-1-4673-9995-1

 ISBN (Online):
 978-1-4673-9994-4

ISSN: 2162-0601

Additional Copies of This Publication Are Available From:

Curran Associates, Inc 57 Morehouse Lane Red Hook, NY 12571 USA Phone: (845) 758-0400

Fax: (845) 758-2633

E-mail: curran@proceedings.com Web: www.proceedings.com



Table of Contents

					- 1
Н.	$\cap r$	ev	X74	γr	^

Organizing Committeeii
Program Committeev
1 Togram Committee
Keynote addresses
Keynote 1: Merger Mania
Hanns Windele Keynote 2: Electronics and Computing: Past, Present, and Futurex
Said Hamdioui
Keynote 3: Ensuring Robustness in Today's IoT Eraxi
Yervant Zorian
Invited Talks
Special Session 1: HW Security and Reliability
Fransforming Between Logic Locking and IC Camouflaging
Obfuscated Arbitrary Computation using Cryptographic Primitives
Reliability Degradation in the Scope of Aging – From Physical to System Level –
Special Session 2: Validation and Verification
Revolutionizing Validation: The Intel Approach for TTM
SoC Verification Platforms Using HW Emulation and Co-modeling Testbench Technologies
Regular papers:
Session 1:Multi-Core Architectures
Chip-Level Programming of Heterogeneous Multiprocessors
Heterogeneous Multi-Core Architecture for a 4G Communication in High-Speed Railway 26 Mariem Makni, Mouna Baklouti, Smail Niar, Morteza Biglari-Abhari and Mohamed Abid
Memory Profiling for Intra-Application Data-Communication Quantification: A Survey 32 Imran Ashraf, Mottagiallah Taouil and Koen Bertels

Session 2: Analog Design
A 10 Gbps ADC-Based Equalizer for Serial I/O Receiver
A Low-Temperature-Coefficient Curvature-Compensated Bandgap Reference with Mismatch Attenuation
Session 3: Simulation and Verification
Toward the Interfacing of SystemC-AMS Models with Hardware-Emulated Platforms 5- Hanan Tawfik, Mona Safar, Mohamed Abdelsalam, M. Watheq El-Kharashi and Ashraf Salem
Guiding Intelligent Testbench Automation Using Data Mining and Formal Methods 60 Eman El Mandouh and Amr G. Wassal
Session 4: Hardware Testing
Multiple Fault Testing in Systems-on-Chip with High-Level Decision Diagrams
Reconfigurable Test Platform for Modular Embedded Systems in Manufacturing Processes 72 Silviu Folea, Szilárd Enyedi, Liviu Miclea and Horia Hedeiu
An Automatic ECG Generator for Testing and Evaluating ECG Sensor Algorithms 78 Hussam Al Hamadi, Amjad Gawanmeh and Mahmoud Al-Qutayri
Session 5: Data Management and Design Space Exploration
Efficient Data Management on 3D Stacked Memory for Big Data Applications
A Bi-Objective Heuristic for Heterogeneous MPSoC Design Space Exploration
NRTBox: A Matlab Simulink Toolbox for NoC Switch Performance Evaluation and Early Architectural Exploration Using Discrete Event Simulation
Session 6: Reliability and Test
BTI Analysis of SRAM Write Driver
Aging and Leakage Tradeoff in VLSI Circuits
Testing of 3D IC with minimum power using Genetic Algorithm

Session 7: Built-in Self-Test
A Method of LFSR Seed Generation for Hierarchical BIST
SR-TPG: A Low Transition Test Pattern Generator for Test-per-Clock and Test-per-Scan BIST
Session 8: Hardware Security
Facilitating Side Channel Analysis by Obfuscation for Hardware Trojan Detection
FPGA Implementation of Scalar Multiplication over Fp for Elliptic Curve Cryptosystem . 135 Ahmed Bellemou, Mohamed Anane, Nadjia Benblidia and Mohamed Issad
Posters Session
A Novel Wavelet-Based Method for TSV Modeling
High level NoC Modeling Using Discrete Event Simulation
A proposed methodology to improve UVM-Based test generation and coverage closure 147 Khaled Mohamed, Khaled Kabil and Rafik Guindi
Automatic Test Pattern Generation for Virtual Hardware Model using Constrained Symbolic Execution
SimEvents Based High Level Early Design Space Exploration and Modeling of a 3D Network on Chip
Design Constraints and Challenges behind Fault Tolerance System in a Mobile Application Framework