

2015 10th International Design & Test Symposium (IDT 2015)

**Dead Sea, Amman, Jordan
14 – 16 December 2015**



IEEE Catalog Number: CFP1563D-POD
ISBN: 978-1-4673-9995-1

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

******This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP1563D-POD
ISBN (Print-On-Demand):	978-1-4673-9995-1
ISBN (Online):	978-1-4673-9994-4
ISSN:	2162-0601

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA
Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

CURRAN ASSOCIATES INC.
proceedings
.com

Table of Contents

Foreword

Organizing Committee	ii
Program Committee	v
Keynote addresses	
Keynote 1: Merger Mania	ix
<i>Hanns Windele</i>	
Keynote 2: Electronics and Computing: Past, Present, and Future	x
<i>Said Hamdioui</i>	
Keynote 3: Ensuring Robustness in Today's IoT Era	xi
<i>Yervant Zorian</i>	

Invited Talks

Special Session 1: HW Security and Reliability

Transforming Between Logic Locking and IC Camouflaging.....	1
<i>Muhammad Yasin and Ozgur Sinanoglu</i>	
Obfuscated Arbitrary Computation using Cryptographic Primitives	5
<i>Nektarios Georgios Tsoutsos and Michail Maniatakos</i>	
Reliability Degradation in the Scope of Aging – From Physical to System Level –.....	9
<i>Hussam Amrouch and Jörg Henkel</i>	

Special Session 2: Validation and Verification

Revolutionizing Validation: The Intel Approach for TTM.....	13
<i>Raed ElOmari and Shahil Rais</i>	
SoC Verification Platforms Using HW Emulation and Co-modeling Testbench Technologies	14
<i>Mohamed AbdElSalam and Ashraf Salem</i>	

Regular papers:

Session 1: Multi-Core Architectures

Chip-Level Programming of Heterogeneous Multiprocessors.....	20
<i>Mwaffaq Otoom and Joann Paul</i>	
Heterogeneous Multi-Core Architecture for a 4G Communication in High-Speed Railway..	26
<i>Mariem Makni, Mouna Baklouti, Smail Niar, Morteza Biglari-Abhari and Mohamed Abid</i>	
Memory Profiling for Intra-Application Data-Communication Quantification: A Survey...	32
<i>Imran Ashraf, Mottaqiallah Taouil and Koen Bertels</i>	

Session 2: Analog Design

A 10 Gbps ADC-Based Equalizer for Serial I/O Receiver	38
<i>Ahmed Elhady, Khaled El-Gammal and Sameh Ibrahim</i>	
A Low-Temperature-Coefficient Curvature-Compensated Bandgap Reference with Mismatch Attenuation	44
<i>Mahitab F. Eladwy, Sameh A. Ibrahim and Mohamed Dessouky</i>	

Session 3: Simulation and Verification

Toward the Interfacing of SystemC-AMS Models with Hardware-Emulated Platforms	54
<i>Hanan Tawfik, Mona Safar, Mohamed Abdelsalam, M. Watheq El-Kharashi and Ashraf Salem</i>	
Guiding Intelligent Testbench Automation Using Data Mining and Formal Methods	60
<i>Eman El Mandouh and Amr G. Wassal</i>	

Session 4: Hardware Testing

Multiple Fault Testing in Systems-on-Chip with High-Level Decision Diagrams	66
<i>Raimund Ubar, Mario Schölzel, Stephen Adeboye Oyeniran and Heinrich T. Vierhaus</i>	
Reconfigurable Test Platform for Modular Embedded Systems in Manufacturing Processes	72
<i>Silviu Folea, Szilárd Enyedi, Liviu Miclea and Horia Hedeiu</i>	
An Automatic ECG Generator for Testing and Evaluating ECG Sensor Algorithms	78
<i>Hussam Al Hamadi, Amjad Gawanmeh and Mahmoud Al-Qutayri</i>	

Session 5: Data Management and Design Space Exploration

Efficient Data Management on 3D Stacked Memory for Big Data Applications	84
<i>Cheng Qian, Libo Huang, Peng Xie, Nong Xiao and Zhiying Wang</i>	
A Bi-Objective Heuristic for Heterogeneous MPSoC Design Space Exploration	90
<i>Lotfi Braham Mediouni, Smail Niar, Rachid Benmansour, Karima Benatchba and Mouloud Koudil</i>	
NRTBox: A Matlab Simulink Toolbox for NoC Switch Performance Evaluation and Early Architectural Exploration Using Discrete Event Simulation	96
<i>Samir Ben Abid, Nejib Mediouni, Oussama Kallel and Salem Hasnaoui</i>	

Session 6: Reliability and Test

BTI Analysis of SRAM Write Driver	100
<i>Innocent Agbo, Mottaqiallah Taouil, Said Hamdioui, Pieter Weckx, Stefan Cosemans and Francky Catthoor</i>	
Aging and Leakage Tradeoff in VLSI Circuits	106
<i>Hao Luo and Mehrdad Nourani</i>	
Testing of 3D IC with minimum power using Genetic Algorithm	112
<i>Tanusree Kaibartta and Debesh Das</i>	

Session 7: Built-in Self-Test

A Method of LFSR Seed Generation for Hierarchical BIST	118
<i>Kosuke Sawaki and Satoshi Ohtake</i>	
SR-TPG: A Low Transition Test Pattern Generator for Test-per-Clock and Test-per-Scan BIST	124
<i>Abdallatif Abu-Issa, Iyad Tumar and Wasel Ghanem</i>	

Session 8: Hardware Security

Facilitating Side Channel Analysis by Obfuscation for Hardware Trojan Detection	129
<i>Arash Nejat, David Hely and Vincent Beroulle</i>	
FPGA Implementation of Scalar Multiplication over Fp for Elliptic Curve Cryptosystem .	135
<i>Ahmed Bellemou, Mohamed Anane, Nadja Benblidia and Mohamed Issad</i>	

Posters Session

A Novel Wavelet-Based Method for TSV Modeling	141
<i>Khaled Mohamed</i>	
High level NoC Modeling Using Discrete Event Simulation	143
<i>Nejib Mediouni, Samir Ben Abid, Oussama Kallel and Salem Hasnaoui</i>	
A proposed methodology to improve UVM-Based test generation and coverage closure....	147
<i>Khaled Mohamed, Khaled Kabil and Rafik Guindi</i>	
Automatic Test Pattern Generation for Virtual Hardware Model using Constrained Symbolic Execution	149
<i>Nahla El Nemr, Mona Safar, Ayman Wahba and Ashraf Salem</i>	
SimEvents Based High Level Early Design Space Exploration and Modeling of a 3D Network onChip.....	157
<i>Nejib Mediouni, Samir Ben Abid, Oussama Kallel and Salem Hasnaoui</i>	
Design Constraints and Challenges behind Fault Tolerance System in a MobileApplicationFramework.....	159
<i>Venkata Narasimha Inukollu, Taeghyun Kang and Nina Sakhnini</i>	