

# **2015 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS 2015)**

**Indore, India  
21-23 December 2015**



**IEEE Catalog Number: CFP15C48-POD  
ISBN: 978-1-4673-9693-6**

**Copyright © 2015 by the Institute of Electrical and Electronic Engineers, Inc  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

***\*\*\*This publication is a representation of what appears in the IEEE Digital Libraries. Some format issues inherent in the e-media version may also appear in this print version.***

IEEE Catalog Number:	CFP15C48-POD
ISBN (Print-On-Demand):	978-1-4673-9693-6
ISBN (Online):	978-1-4673-9692-9

**Additional Copies of This Publication Are Available From:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA  
Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)  
Web: [www.proceedings.com](http://www.proceedings.com)

CURRAN ASSOCIATES INC.  
**proceedings**  
.com

# 2015 IEEE International Symposium on Nanoelectronic and Information Systems

## iNIS 2015

### Table of Contents

Message from the General Chairs .....	xii
Message from the Technical Program Chairs .....	xiii
Organizing Committee.....	xv
Technical Program Committee.....	xvii
Steering Committee.....	xxii
Additional Reviewers.....	xxiii
Keynote Abstracts.....	xxiv

---

#### **Session 01: Reliability and Security Aware RTL/System Design for Application Specific Hardware Accelerators**

Secure Information Processing during System-Level: Exploration of an Optimized Trojan Secured Datapath for CDFGs during HLS Based on User Constraints .....	1
<i>Anirban Sengupta and Saumya Bhadauria</i>	
Energy Aware Synthesis of Application Kernels Expressed in Functional Languages on a Coarse Grained Composable Reconfigurable Array .....	7
<i>S. Nalesh, Kavitha T. Madhu, Saptarsi Das, S.K. Nandy, and Ranjani Narayan</i>	

#### **Session 02: Emerging Nanoelectronic Devices — Design and Characterization**

Clocked Adiabatic XOR and XNOR CMOS Gates Design Based on Graphene Nanoribbon Complementary Field Effect Transistors .....	13
<i>Yaser M. Banadaki, Ashok Srivastava, and Safura Sharifi</i>	
Performance Enhancement of Dopingless Tunnel-FET Based on Ge-Source with High-k .....	19
<i>Kanchan Cecil and Jawar Singh</i>	

### **Session 03: Memory and Computing Units in Emerging Paradigm**

Designing Nanoelectronic-Compatible 8-bit Square Root Circuit by Quantum-Dot Cellular Automata .....	23
<i>Mohammad Reza Jahangir, Shadi Sheikhfaal, Shaahin Angizi, Keivan Navi, and Firdous Ahmad</i>	
Nanoscale Memory Design for Efficient Computation: Trends, Challenges and Opportunity .....	29
<i>S.K. Vishvakarma, B.S. Reniwal, V. Sharma, C.B. Khuswah, and D. Dwivedi</i>	

### **Session 04: Energy Efficient WSN**

Robust Energy Efficient Multipath Routing Protocol for Wireless Sensor Networks .....	35
<i>Prasun Seal, Mainak Chatterjee, and Tuhina Samanta</i>	
Energy-Saving Image Transmission over WMSN Using Block Size Reduction Technique .....	41
<i>Tamal Pal, Shaon Bandyopadhyay, and Sipra Dasbit</i>	
At a Glance of Sybil Detection in OSN .....	47
<i>Krishna B. Kansara and Narendra M. Shekhar</i>	

### **Session 05: Multicore System Simulation Using Graphite 1000 Cores Simulator**

Multicore ICs: Recent Trends in Developing Methodologies and Frameworks for Simulation .....	53
<i>Soumyajit Poddar and Prasun Ghosal</i>	

### **Session 06: Information Processing Applications**

Robustness Analysis of a Digital Image Watermarking Technique for Various Frequency Bands in DCT Domain .....	57
<i>Shabir A. Parah, Shazia Ashraf, and Ayash Ashraf</i>	
Gradient Descent with Momentum Based Neural Network Pattern Classification for the Prediction of Soil Moisture Content in Precision Agriculture .....	63
<i>Saroj Kumar Lenka and Ambarish G. Mohapatra</i>	
Twitter Sentiment Analysis — A More Enhanced Way of Classification and Scoring .....	67
<i>Sanket Sahu, Suraj Kumar Rout, and Debansmit Mohanty</i>	

## **Session 07: Reliability and Energy Aware RTL Design for System-on-Chips**

- A Reliable Digitally Synthesizable Linear Drop-out Regulator Design for 14nm SOC .....73  
*Pradipta Patra, Ramnarayanan Muthukaruppan, and Sumedha Mangal*
- Intelligent Vision Systems: Exploring the State-of-the-Art and Opportunities for the Future .....77  
*Siddharth Advani, Srinidhi Kestur, and Vijaykrishnan Narayanan*

## **Session 08: Power Aware Design**

- Power Minimization of a Memristor-Based Wien Bridge Oscillator through a Simscape Framework .....83  
*Prasun Ghosal and Saraju P. Mohanty*
- Circuit Implementation of Switchable Pins in Chip Multiprocessor .....89  
*Zhou Zhao, Ashok Srivastava, Lu Peng, Shaoming Chen, and Saraju Mohanty*

## **Session 09: Unconventional Computing**

- Fast Qubit Placement in 2D Architecture Using Nearest Neighbor Realization .....95  
*Ritu Ranjan Shrivastwa, Kamalika Datta, and Indranil Sengupta*
- Synthesis of Vertex Coloring Problem Using Grover's Algorithm .....101  
*Amit Saha, Avik Chongder, Sudhindu Bikash Mandal, and Amlan Chakrabarti*
- Design of Testable Adder Circuits for Spintronics Based Nanomagnetic Computing .....107  
*Carson Labrado, Himanshu Thapliyal, and Ronald F. Demara*

## **Session 10: High Performance Architecture and System Design**

- Reconfigurable Concurrent VLSI (FPGA) Design Architecture of CRC-32 for High-Speed Data Communication .....112  
*Jubin Mitra and Tapan K. Nayak*
- FPGA Prototype of Low Latency BBS PRNG .....118  
*Amit Kumar Panda and Kailash Chandra Ray*

## **Session 11: Mitigating the Dark Silicon Phenomenon on Next-Generation Network Processor Architectures**

- Mitigating the Dark Silicon Phenomenon on Next-Generation Network Processor Architectures .....124  
*Sourav Roy*

## **Session 12: Advanced Memory and Digital Systems Design**

Simulation based Performance Study of Cache Coherence Protocols .....	125
<i>Neethu Bal Mallya, Geeta Patil, and Biju Raveendran</i>	
Test Time Optimization for 3D-SICs Having Multiple Towers .....	131
<i>Sumit Dhuwalia, Nikhil Khemka, Prince Gupta, Surajit Kumar Roy, and Chandan Giri</i>	

## **Session 13: Doping and Junction Free Transistors for Future Computing**

Extended Base Schottky-Collector Bipolar Charge Plasma Transistor .....	137
<i>Lokesh Kumar Bramhane and Jawar Singh</i>	

## **Session 14: Energy Efficient VLSI Systems**

Energy Efficient Analog-to-Information Converter for Biopotential Acquisition Systems .....	141
<i>Wazir Singh and Sujay Deb</i>	
ZMesh: An Energy-Efficient Network-on-Chip Topology for Constant-Geometry Algorithms .....	146
<i>N. Prasad, Santanu Chattopadhyay, and Indrajit Chakrabarti</i>	
Fin FETs and their Application as Load Switches in Micromechatronics .....	152
<i>Sreeja Rajendran and R. Mary Lourde</i>	

## **Session 15: Graphene Based Interconnects for the Post-CMOS Era**

Accurate Numerical Model for Crosstalk Analysis of SWCNT Bundle Interconnects Using FDTD Method .....	158
<i>Vobulapuram Ramesh Kumar, Brajesh Kumar Kaushik, and Amalendu Patnaik</i>	
Correlating Chemical Structure and Charge Transport in Reduced Graphene Oxide for Transparent Conductor and Interconnect Applications .....	164
<i>Vikas Rai, M.K. Kavitha, and Manu Jaiswal</i>	
Performance Analysis of AsF <sub>5</sub> -intercalated Top-Contact Multi Layer Graphene NanoRibbon Interconnects .....	170
<i>Atul Kumar Nishad and Rohit Sharma</i>	

## **Session 16: Low Power Design**

Generalized Optimum Reversible Circuit Synthesis: A Memetic Approach .....	175
<i>Roshni Chakraborty and Prasun Ghosal</i>	
A 120 nW, Tunable, PVT Invariant Voltage Reference with 80 dB Supply Noise Rejection .....	181
<i>Nirmoy Modak, Baibhab Chatterjee, A. Anvesha, and Maryam Shojaei Baghini</i>	

## **Session 17: Cloud Resource Management in the Big Data and Internet of Things Era**

Orchestrating Quality of Service in the Cloud of Things Ecosystem .....	185
<i>Prem Prakash Jayaraman, Karan Mitra, Saguna Saguna, Tejal Shah, Dimitrios Georgakopoulos, and Rajiv Ranjan</i>	

## **Session 18: IOT Applications I**

A Smart Gym Framework: Theoretical Approach .....	191
<i>Abhay Jain</i>	
An IoT-Enabled Modular Quadrotor Architecture for Real-Time Aerial Object Tracking .....	197
<i>Gavin Coelho, Elias Kougianos, Saraju P. Mohanty, Prabha Sundaravadivel, and Umar Albalawi</i>	

## **Session 19: Modeling and Design Challenges of Three Dimensional Integration in Neuromorphic Circuits**

Three Dimensional Integration Technology Applied to Neuromorphic Hardware Implementation .....	203
<i>M. Amimul Ehsan, Zhen Zhou, and Yang Yi</i>	

## **Session 20: IOT Applications II**

Smart Dietary Monitoring System .....	207
<i>Javaid Nabi, Abhijit Rajashekar Doddamadaiah, and Raghav Lakhotia</i>	
Remote Surveillance Robot System — A Robust Framework Using Cloud .....	213
<i>Aditya Sundaram, Monel Gupta, Vinod Rathod, and K. Chandrasekaran</i>	
Enabling Context-Aware Computing in Internet of Things Using M2M .....	219
<i>Prateek Anand</i>	

## **Session 21: Smart and Secure System Design**

Area, Energy, and Time Assessment for a Distributed TPM for Distributed Trust in IoT Clusters .....	225
<i>Hala Hamadeh, Soma Chaudhuri, and Akhilesh Tyagi</i>	
An Approach to a University Recommendation by Multi-criteria Collaborative Filtering and Dimensionality Reduction Techniques .....	231
<i>Dheeraj Kumar Bokde, Sheetal Girase, and Debajyoti Mukhopadhyay</i>	
Comparator Mining Lead to Better Alternatives for Making Better Decision .....	237
<i>Priyanka R. Shirsath and Ujwala M. Patil</i>	

## **Session 22: Emerging Nanoelectronic Materials and Devices**

Effect of Gate and Channel Engineering on Digital Performance Parameters Using Tied (3T) and Independent (4T) Double Gate MOSFETs .....	243
<i>Neha Jagwani, Vikas Vijayvargiya, and Santosh Kumar Vishvakarma</i>	
NH <sub>3</sub> Adsorption on Arsenene: A First Principle Study .....	248
<i>Md. Shahzad Khan, Venkatesh Ranjan, and Anurag Srivastava</i>	
Shape Dependent Structural Stability, Electronic and Optical Properties of CdO Nanowire .....	252
<i>Rajneesh Chaurasiya, Md. Shahzad Khan, and Anurag Srivastava</i>	

## **Session 23: Energy Efficient System Design**

Design and Analysis of Rectangular Microstrip Patch Antenna for ZigBee Applications .....	257
<i>Sanya Srivastava and Devendra Somwanshi</i>	
Base Station Controlled and Energy Efficient Centralized Hierarchical Routing Protocol (BSEECH) .....	262
<i>Shubhanjali Sharma, Vinesh Jain, and M.C. Govil</i>	

## **Session 24: Advanced Sensor Design**

Carbon Nanotube Based NH <sub>3</sub> Gas Sensor: Ab-Initio Study .....	268
<i>Sushmita Dandeliya and Anurag Srivastava</i>	
GO/ $\mu$ -IDEs/p-Si Based Real Time Sensors for F-Detection in Natural Drinking Water .....	272
<i>Mahesh Soni, Tarun Arora, Pawan Kumar, Ajay Soni, and Satinder K. Sharma</i>	
2D Colloidal Crystals Based SERS Sensors for NH <sub>3</sub> Detection .....	277
<i>Pawan Kumar, Mahesh Soni, Tarun Arora, and Satinder K. Sharma</i>	

## **Session 25: High Performance Computing Systems**

Accuracy Configurable Modified Booth Multiplier Using Approximate Adders .....	281
<i>Babu M. Pranay and Srivatsava Jandhyala</i>	
Design and Implementation of Quadruple Floating-Point CORDIC .....	286
<i>Arun Kumar Singh, Madhav Kumar Singh, and Kailash Chandra Ray</i>	
A Hardware Architecture for Better Portable Graphics (BPG) Compression Encoder .....	291
<i>Umar Albalawi, Saraju P. Mohanty, and Elias Kougianos</i>	



## **Session 26: Emerging Nanoelectronic Materials and Systems II**

Performance Analysis of Multilayer Graphene Nano-Ribbon in Current-Mode Signaling Interconnect System .....	297
<i>Yash Agrawal, Rajeevan Chandel, and Mekala Girish Kumar</i>	
CO Adsorption on In-groupV Zig-Zag Nanowires: First Principles Analysis .....	303
<i>B. Santhibhushan, Md. Shahzad Khan, and Anurag Srivastava</i>	
Timing and Stability Analysis of Carbon Nanotube Interconnects .....	308
<i>Mekala Girish Kumar, Rajeevan Chandel, and Yash Agrawal</i>	

## **Session 27: Trustworthy System Design**

A Novel PUF Based SST to Prevent Distribution of Rejected ICs from Untrusted Assembly .....	314
<i>K. Sudeendra Kumar, G. Hanumantha Rao, Sauvagya Sahoo, and K.K. Mahapatra</i>	
A Modified Configurable RO PUF with Improved Security Metrics .....	320
<i>Sauvagya Ranjan Sahoo, Sudeendra Kumar, and Kamalakanta Mahapatra</i>	

## **Session 28: Big Data Analysis and Performance Optimization**

Dynamic Data Shapers Optimize Performance in Dynamic Binary Optimization (DBO) Environment .....	325
<i>Varun Venkatesan, Swamy D. Ponpandi, and Akhilesh Tyagi</i>	
Detection of Diabetic Retinopathy in Retinal Images Using MLP Classifier .....	331
<i>Amol Prataprao Bhatkar and G.U. Kharat</i>	
<b>Author Index</b> .....	336